Anant Agarwal
Anant Agarwal is an Indian computer architecture researcher. He is a professor of Electrical Engineering and Computer Science at the Massachusetts Institute of Technology (MIT), where he led the development of Alewife, an early cache coherent multiprocessor, and also has served as director of the MIT Computer Science and Artificial Intelligence Laboratory. He is the founder and CTO of Tilera, a fabless semiconductor company focusing on scalable multicore embedded processor design. He also serves as the CEO of edX, a joint partnership between MIT and Harvard University that offers free online learning. Provided by Wikipedia
Showing 1 - 20 results of 87 for search 'Anant Agarwal.', query time: 0.05s
Refine Results
-
1
-
2
Widening Access to Applied Machine Learning with TinyML by Vijay Janapa Reddi, Brian Plancher, Susan Kennedy, Laurence Moroney, Pete Warden, Lara Suzuki, Anant Agarwal, Colby Banbury, Massimo Banzi, Matthew Bennett, Benjamin Brown, Sharad Chitlangia, Radhika Ghosal, Sarah Grafman, Rupert Jaeger, Srivatsan Krishnan, Maximilian Lam, Daniel Leiker, Cara Mann, Mark Mazumder, Dominic Pajak, Dhilan Ramaprasad, J. Evan Smith, Matthew Stewart, Dustin Tingley
Published 2022-01-01
Article -
3
parallel communication mechanisms for sparse, irregular applications by Chong, Frederic T. (Frederic Tsyh-An)
Published 2005Other Authors: “…Anant Agarwal.…”
Thesis -
4
An implementation of the virtual wires interconnect scheme by Dahl, Matthew Lyle
Published 2005Other Authors: “…Anant Agarwal.…”
Thesis -
5
InnerView hardware debugger : a logic analysis tool for the Virtual Wires emulation system by Hanono, Silvina Zimi
Published 2005Other Authors: “…Anant Agarwal.…”
Thesis -
6
The design of an efficient hardware subroutine protocol for FPGAs by Bauer, Trevor Joseph
Published 2005Other Authors: “…Anant Agarwal.…”
Thesis -
7
Virtual wires--overcoming pin limitations in FPGA-based logic emulation by Babb, Jonathan William
Published 2005Other Authors: “…Anant Agarwal.…”
Thesis -
8
Sinew : a system for improving the efficiency of wireless networks by Robertson, Hans, 1977-
Published 2005Other Authors: “…Anant Agarwal.…”
Thesis -
9
Spatial software pipelining on distributed architectures for sparse matrix codes by Duvall, Michelle, 1981-
Published 2005Other Authors: “…Anant Agarwal.…”
Thesis -
10
A shared-memory multiprocessor system using the raw tiled architecture by Jakab, Levente, 1981-
Published 2005Other Authors: “…Anant Agarwal.…”
Thesis -
11
The design and implementation of a 3D graphics pipeline for the raw reconfigurable architecture by Taylor, Kenneth William, 1980-
Published 2005Other Authors: “…Anant Agarwal.…”
Thesis -
12
Optimizing directory-based cache coherence on the RAW architecture by Ramaswamy, Satish
Published 2006Other Authors: “…Anant Agarwal.…”
Thesis -
13
A Raw processor interface to an 802.11b/g RF front end by Walker, Benjamin Philip Eugene Zaks
Published 2006Other Authors: “…Anant Agarwal.…”
Thesis -
14
Mechanisms and interfaces for software-extended coherent shared memory by Chaiken, David Lars
Published 2006Other Authors: “…Anant Agarwal.…”
Thesis -
15
The Alewife secondary storage subsystem by Chan, Wilson John
Published 2006Other Authors: “…Anant Agarwal.…”
Thesis -
16
Reptile : a distributed ILP compiler by Bratt, Ian (Ian R.)
Published 2006Other Authors: “…Anant Agarwal.…”
Thesis -
17
Improving the performance of sparse cholesky factorization with fine grain synchronization by Tuteja, Manish Kumar
Published 2007Other Authors: “…Anant Agarwal.…”
Thesis -
18
MPEG encoding on the Raw microprocessor by DeAngelis, Douglas J. (Douglas John)
Published 2007Other Authors: “…Anant Agarwal.…”
Thesis -
19
rMPI : an MPI-compliant message passing library for tiled architectures by Psota, James Ryan
Published 2007Other Authors: “…Anant Agarwal.…”
Thesis -
20
Reactive synchronization algorithms for multiprocessors by Lim, Beng-Hong
Published 2007Other Authors: “…Anant Agarwal.…”
Thesis