Showing 1 - 10 results of 10 for search 'Chen, Chia-Hsin', query time: 0.04s Refine Results
  1. 1
    Design and implementation of low-latency, low-power reconfigurable on-chip networks

    Design and implementation of low-latency, low-power reconfigurable on-chip networks by Chen, Chia-Hsin, Ph. D. Massachusetts Institute of Technology

    Published 2017
    Get full text
    Thesis
  2. 2
    On-Chip Network exploration and synthesis

    On-Chip Network exploration and synthesis by Chen, Chia-Hsin, Ph. D. Massachusetts Institute of Technology

    Published 2012
    Get full text
    Thesis
  3. 3
    Enabling System-Level Modeling of Variation-Induced Faults in Networks-on-Chip

    Enabling System-Level Modeling of Variation-Induced Faults in Networks-on-Chip by Aisopos, Konstantinos, Chen, Chia-Hsin, Peh, Li-Shiuan

    Published 2012
    Get full text
    Get full text
    Get full text
    Article
  4. 4
    Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-core NoCs

    Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-core NoCs by Chen, Chia-Hsin, Agarwal, Niket, Krishna, Tushar, Koo, Kyung-Hoae, Peh, Li-Shiuan

    Published 2011
    Get full text
    Get full text
    Get full text
    Article
  5. 5
    SMART: A Single-Cycle Reconfigurable NoC for SoC Applications

    SMART: A Single-Cycle Reconfigurable NoC for SoC Applications by Park, Sunghyun, Krishna, Tushar, Subramanian, Suvinay, Chandrakasan, Anantha P., Peh, Li-Shiuan, Chen, Chia-Hsin

    Published 2015
    Get full text
    Get full text
    Get full text
    Get full text
    Get full text
    Article
  6. 6
    Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI

    Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI by Park, Sunghyun, Krishna, Tushar, Chen, Chia-Hsin, Daya, Bhavya Kishor, Chandrakasan, Anantha P., Peh, Li-Shiuan

    Published 2012
    Get full text
    Get full text
    Get full text
    Get full text
    Get full text
    Article
  7. 7
    DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling

    DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling by Sun, Chen, Chen, Chia-Hsin Owen, Kurian, George, Wei, Lan, Miller, Jason, Agarwal, Anant, Peh, Li-Shiuan, Stojanovic, Vladimir

    Published 2012
    Get full text
  8. 8
    DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling

    DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling by Sun, Chen, Kurian, George, Wei, Lan, Agarwal, Anant, Peh, Li-Shiuan, Stojanovic, Vladimir, Chen, Chia-Hsin, Miller, Jason E.

    Published 2014
    Get full text
    Get full text
    Get full text
    Get full text
    Article
  9. 9
    SCORPIO: a 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering

    SCORPIO: a 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering by Daya, Bhavya Kishor, Chen, Chia-Hsin, Subramanian, Suvinay, Kwon, Woo-Cheol, Park, Sunghyun, Krishna, Tushar, Holt, Jim, Chandrakasan, Anantha P, Peh, Li-Shiuan

    Published 2021
    Get full text
    Article
  10. 10
    SCORPIO: A 36-Core Research Chip Demonstrating Snoopy Coherence on a Scalable Mesh NoC with In-Network Ordering

    SCORPIO: A 36-Core Research Chip Demonstrating Snoopy Coherence on a Scalable Mesh NoC with In-Network Ordering by Daya, Bhavya Kishor, Chen, Chia-Hsin, Subramanian, Suvinay, Kwon, Woo Cheol, Park, Sunghyun, Krishna, Tushar, Holt, Jim, Chandrakasan, Anantha P., Peh, Li-Shiuan

    Published 2014
    Get full text
    Get full text
    Get full text
    Get full text
    Get full text
    Get full text
    Get full text
    Article

Search Tools: