Showing 1 - 13 results of 13 for search 'José Édinson Aedo', query time: 0.04s Refine Results
  1. 1
    ELECTRONIC SYSTEM FOR EXPERIMENTATION IN AC ELECTROGRAVIMETRY II: IMPLEMENTED DESIGN

    ELECTRONIC SYSTEM FOR EXPERIMENTATION IN AC ELECTROGRAVIMETRY II: IMPLEMENTED DESIGN by Robinson Torres, Antonio Arnau, Hubert Perrot, José Edinson Aedo

    Published 2007-06-01
    Get full text
    Article
  2. 2
    Tackling the Challenges of FASTQ Referential Compression

    Tackling the Challenges of FASTQ Referential Compression by Aníbal Guerra, Jaime Lotero, José Édinson Aedo, Sebastián Isaza

    Published 2019-02-01
    Get full text
    Article
  3. 3
    Machine Learning for the estimation of foliar nitrogen content in pineapple crops using multispectral images and Internet of Things (IoT) platforms

    Machine Learning for the estimation of foliar nitrogen content in pineapple crops using multispectral images and Internet of Things (IoT) platforms by Jorge Enrique Chaparro, José Edinson Aedo, Felipe Lumbreras Ruiz

    Published 2024-12-01
    Get full text
    Article
  4. 4
    Integrating Citizen Participation in the Development of New ICT Services for Smart Cities

    Integrating Citizen Participation in the Development of New ICT Services for Smart Cities by Alexander Jesus Ricardo, Mónica Ayde Vallejo, José Edinson Aedo

    Published 2024-12-01
    Get full text
    Article
  5. 5
    Securing Microservices-Based IoT Networks: Real-Time Anomaly Detection Using Machine Learning

    Securing Microservices-Based IoT Networks: Real-Time Anomaly Detection Using Machine Learning by Maria Katherine Plazas Olaya, Jaime Alberto Vergara Tejada, Jose Edinson Aedo Cobo

    Published 2024-01-01
    Get full text
    Article
  6. 6
    Mechanisms to manage intellectual property in collaborative innovation projects

    Mechanisms to manage intellectual property in collaborative innovation projects by María del Socorro López Gómez, James Alberto Morales Chincha, José Edinson Aedo-Cobo

    Published 2016-10-01
    Get full text
    Article
  7. 7
    The negative sequence impedance as fault indicator in induction motors

    The negative sequence impedance as fault indicator in induction motors by Fernando Villada, Diego Raúl Cadavid, José Edinson Aedo, Bernardo Andrés Benavides, Esteban Velilla

    Published 2013-03-01
    Get full text
    Article
  8. 8
    The negative sequence impedance as fault indicator in induction motors

    The negative sequence impedance as fault indicator in induction motors by Fernando Villada, Diego Raúl Cadavid, José Edinson Aedo, Bernardo Andrés Benavides, Esteban Velilla

    Published 2013-03-01
    Get full text
    Article
  9. 9
    The negative sequence impedance as fault indicator in induction motors

    The negative sequence impedance as fault indicator in induction motors by Fernando Villada, Diego Raúl Cadavid, José Edinson Aedo, Bernardo Andrés Benavides, Esteban Velilla

    Published 2010-01-01
    Get full text
    Article
  10. 10
    UML2SC: A tool for developing complex electronic systems using UML and SystemC

    UML2SC: A tool for developing complex electronic systems using UML and SystemC by Blanca Alicia Correa, Juan Fernando Eusse, Danny Múnera, Silvio Sepúlveda, Juan Fernando Vélez, José Edinson Aedo

    Published 2013-08-01
    Get full text
    Article
  11. 11
    UML2SC: Herramienta para el diseño de sistemas electrónicos complejos utilizando los lenguajes UML y SystemC

    UML2SC: Herramienta para el diseño de sistemas electrónicos complejos utilizando los lenguajes UML y SystemC by Blanca Alicia Correa, Juan Fernando Eusse, Danny Múnera, Silvio Sepúlveda, Juan Fernando Vélez, José Edinson Aedo

    Published 2009-01-01
    Get full text
    Article
  12. 12
    Analizador lógico de tiempos implementado en arquitectura digital reprogramable

    Analizador lógico de tiempos implementado en arquitectura digital reprogramable by Eugenio Duque, José Édinson Aedo, Julián Correa, Alexis Alberto Ramírez, Camilo Torres, Rubén Darío Nieto, Álvaro Bernal

    Published 2005-01-01
    Get full text
    Article
  13. 13
    Timing logic analyzer implemented in reprogrammable digital architecture

    Timing logic analyzer implemented in reprogrammable digital architecture by Eugenio Antonio Duque Pérez, José Édinson Aedo Cobo, Julián Correa, Alexis Alberto Ramírez Orozco, Rubén Darío Nieto Londoño, Camilo Torres, Álvaro Bernal Noreña

    Published 2005-07-01
    Get full text
    Article

Search Tools: