Showing 1 - 1 results of 1 for search 'Karthigaikumar P.', query time: 0.02s Refine Results
  1. 1
    PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC

    PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC by Rahimunnisa K., Karthigaikumar P., Christy N., Kumar S., Jayakumar J.

    Published 2013-12-01
    Get full text
    Article

Search Tools: