Efficient FPGA based architecture for high‐order FIR filtering using simultaneous DSP and LUT reduced utilization av Mountassar Maamoun, Adnane Hassani, Samir Dahmani, Hocine Ait Saadi, Ghania Zerari, Noureddine Chabini, Rachid Beguenane

Hämta fulltext