Dangos 1 - 5 canlyniadau o 5 ar gyfer chwilio 'Robert Giterman' Neidio i'r cynnwys
VuFind
    • English
    • Deutsch
    • Español
    • Français
    • Italiano
    • 日本語
    • Nederlands
    • Português
    • Português (Brasil)
    • 中文(简体)
    • 中文(繁體)
    • Türkçe
    • עברית
    • Gaeilge
    • Cymraeg
    • Ελληνικά
    • Català
    • Euskara
    • Русский
    • Čeština
    • Suomi
    • Svenska
    • polski
    • Dansk
    • slovenščina
    • اللغة العربية
    • বাংলা
    • Galego
    • Tiếng Việt
    • Hrvatski
    • हिंदी
    • Հայերէն
    • Українська
    • Sámegiella
    • Монгол
Uwch
  • Awdur
  • Robert Giterman
Dangos 1 - 5 canlyniadau o 5 ar gyfer chwilio 'Robert Giterman', amser ymholiad: 0.03e Mireinio'r Canlyniadau
  1. 1
    Improving Energy-Efficiency in Dynamic Memories Through Retention Failure Detection

    Improving Energy-Efficiency in Dynamic Memories Through Retention Failure Detection gan Robert Giterman, Roman Golman, Adam Teman

    Cyhoeddwyd 2019-01-01
    Cael y testun llawn
    Erthygl
  2. 2
    Multi-Ported GC-eDRAM Bitcell with Dynamic Port Configuration and Refresh Mechanism

    Multi-Ported GC-eDRAM Bitcell with Dynamic Port Configuration and Refresh Mechanism gan Roman Golman, Robert Giterman, Adam Teman

    Cyhoeddwyd 2024-01-01
    Cael y testun llawn
    Erthygl
  3. 3
    Exploration of Sub-VT and Near-VT 2T Gain-Cell Memories for Ultra-Low Power Applications under Technology Scaling

    Exploration of Sub-VT and Near-VT 2T Gain-Cell Memories for Ultra-Low Power Applications under Technology Scaling gan Alexander Fish, Andreas Burg, Adam Teman, Robert Giterman, Pascal Meinerzhagen

    Cyhoeddwyd 2013-04-01
    Cael y testun llawn
    Erthygl
  4. 4
    Refresh Algorithm for Ensuring 100% Memory Availability in Gain-Cell Embedded DRAM Macros

    Refresh Algorithm for Ensuring 100% Memory Availability in Gain-Cell Embedded DRAM Macros gan Roman Golman, Netanel Nachum, Tomer Cohen, Robert Giterman, Adam Teman

    Cyhoeddwyd 2021-01-01
    Cael y testun llawn
    Erthygl
  5. 5
    Low-Cost Side-Channel Secure Standard 6T-SRAM-Based Memory With a 1% Area and Less Than 5% Latency and Power Overheads

    Low-Cost Side-Channel Secure Standard 6T-SRAM-Based Memory With a 1% Area and Less Than 5% Latency and Power Overheads gan Yoav Weizman, Robert Giterman, Oron Chertkow, Maoz Wicentowski, Itamar Levi, Ilan Sever, Ishai Kehati, Osnat Keren, Alexander Fish

    Cyhoeddwyd 2021-01-01
    Cael y testun llawn
    Erthygl

Offerynnau Chwilio:

  • Cael Porthiant RSS
  • E-bostio'r Chwiliad hwn

Opsiynau Chwilio

  • Hanes Chwilio
  • Chwiliad Uwch

Canfod Mwy

  • Pori'r Catalog
  • Pori yn ôl y Wyddor
  • Archwiliwch Sianeli
  • Cronfeydd y Cwrs
  • Eitemau Newydd

Angen Help?

  • Awgrymiadau Chwilio
  • Gofynnwch i Lyfrgellydd
  • Cwestiynau Cyffredin