Čájehuvvojit 1 - 1 oktiibuot 1 bohtosis ohcui SHUHong-fu(苏红富)', ohcanáigi: 0,02s Aiddostahte ozu
  1. 1
    Design of module-N asynchronous counter consisting of low power double-edge-triggered D flip-flop(基于低功耗双边沿D触发器的任意进制异步计数器设计)

    Design of module-N asynchronous counter consisting of low power double-edge-triggered D flip-flop(基于低功耗双边沿D触发器的任意进制异步计数器设计) Dahkki ZHAOMin-xiao(赵敏笑), SHUHong-fu(苏红富), CHENXie-xiong(陈偕雄)

    Almmustuhtton 2007-09-01
    Viečča ollesdeavstta
    Artihkal

Ohcanreaiddut: