Showing 1 - 12 results of 12 for search 'Santiago Sánchez Solano', query time: 0.05s Refine Results
  1. 1
    Multi-Unit Serial Polynomial Multiplier to Accelerate NTRU-Based Cryptographic Schemes in IoT Embedded Systems

    Multi-Unit Serial Polynomial Multiplier to Accelerate NTRU-Based Cryptographic Schemes in IoT Embedded Systems by Santiago Sánchez-Solano, Eros Camacho-Ruiz, Macarena C. Martínez-Rodríguez, Piedad Brox

    Published 2022-03-01
    Get full text
    Article
  2. 2
    A Configurable RO-PUF for Securing Embedded Systems Implemented on Programmable Devices

    A Configurable RO-PUF for Securing Embedded Systems Implemented on Programmable Devices by Macarena C. Martínez-Rodríguez, Eros Camacho-Ruiz, Piedad Brox, Santiago Sánchez-Solano

    Published 2021-08-01
    Get full text
    Article
  3. 3
    Timing-Attack-Resistant Acceleration of NTRU Round 3 Encryption on Resource-Constrained Embedded Systems

    Timing-Attack-Resistant Acceleration of NTRU Round 3 Encryption on Resource-Constrained Embedded Systems by Eros Camacho-Ruiz, Macarena C. Martínez-Rodríguez, Santiago Sánchez-Solano, Piedad Brox

    Published 2023-06-01
    Get full text
    Article
  4. 4
    On-Line Evaluation and Monitoring of Security Features of an RO-Based PUF/TRNG for IoT Devices

    On-Line Evaluation and Monitoring of Security Features of an RO-Based PUF/TRNG for IoT Devices by Luis F. Rojas-Muñoz, Santiago Sánchez-Solano, Macarena C. Martínez-Rodríguez, Piedad Brox

    Published 2023-04-01
    Get full text
    Article
  5. 5
    True Random Number Generation Capability of a Ring Oscillator PUF for Reconfigurable Devices

    True Random Number Generation Capability of a Ring Oscillator PUF for Reconfigurable Devices by Luis F. Rojas-Muñoz, Santiago Sánchez-Solano, Macarena C. Martínez-Rodríguez, Piedad Brox

    Published 2022-12-01
    Get full text
    Article
  6. 6
    Impacto de la memoria cache en la aceleración de la ejecución de algoritmo de detección de rostros en sistemas empotrados

    Impacto de la memoria cache en la aceleración de la ejecución de algoritmo de detección de rostros en sistemas empotrados by Alejandro Cabrera Aldaya, Santiago Sánchez Solano, Alejandro José Cabrera Sarmiento, Ernesto del Toro Hernández

    Published 2012-06-01
    Get full text
    Article
  7. 7
    Library for model-based design of image processing algorithms on FPGAs

    Library for model-based design of image processing algorithms on FPGAs by Luis Manuel Garcés-Socarrás, Santiago Sánchez-Solano, Piedad Brox Jiménez, Alejandro José Cabrera Sarmiento

    Published 2013-01-01
    Get full text
    Article
  8. 8
    Library for model-based design of image processing algorithms on FPGAs

    Library for model-based design of image processing algorithms on FPGAs by Luis Manuel Garcés-Socarrás, Santiago Sánchez-Solano, Piedad Brox Jiménez, Alejandro José Cabrera Sarmiento

    Published 2013-10-01
    Get full text
    Article
  9. 9
    Diseño de bloques de convolución para procesado de imágenes con FPGA

    Diseño de bloques de convolución para procesado de imágenes con FPGA by Piedad Brox Jiménez, Santiago Sánchez Solano, Alejandro José Cabrera Sarmiento, Luis Manuel Garcés Socarrás

    Published 2011-11-01
    Get full text
    Article
  10. 10
    Hardware/Software Co-Design of a Circle Detection System Based on Evolutionary Computing

    Hardware/Software Co-Design of a Circle Detection System Based on Evolutionary Computing by Luis Felipe Rojas-Muñoz, Horacio Rostro-González, Carlos Hugo García-Capulín, Santiago Sánchez-Solano

    Published 2022-08-01
    Get full text
    Article
  11. 11
    Efficient RO-PUF for Generation of Identifiers and Keys in Resource-Constrained Embedded Systems

    Efficient RO-PUF for Generation of Identifiers and Keys in Resource-Constrained Embedded Systems by Macarena C. Martínez-Rodríguez, Luis F. Rojas-Muñoz, Eros Camacho-Ruiz, Santiago Sánchez-Solano, Piedad Brox

    Published 2022-10-01
    Get full text
    Article
  12. 12
    Model-based implementation of self-configurable intellectual property modules for image histogram calculation in FPGAs

    Model-based implementation of self-configurable intellectual property modules for image histogram calculation in FPGAs by Luis Manuel Garcés Socarrás, Daniel Alejandro Romero Ares, Alejandro José Cabrera Sarmiento, Santiago Sánchez Solano, Piedad Brox Jiménez

    Published 2017-05-01
    Get full text
    Article

Search Tools: