Design of 2-4 mixed-valued/eight-valued up-down counter on switch-level(2-4混值/8值绝热加减法计数器开关级设计) gan GAOHong(高虹), WANGPeng-jun(汪鹏君)

Cael y testun llawn

Design of four valued synchronous reversible counter based on the theory of three essential circuit elements A(基于电路三要素理论的四值同步可逆计数器设计) gan ZENGXiao-pang(曾小旁), WANGPeng-jun(汪鹏君)

Cael y testun llawn

Design of ternary adiabatic gated serial data comparator(三值绝热门控串行数值比较器设计) gan LIKun-peng(李昆鹏), WANGPeng-jun(汪鹏君)

Cael y testun llawn

Design of multi-valued double-edge-triggered D flip-flop based on clock-controlled neuron MOS transistor(基于钟控神经MOS管的多值双边沿D触发器设计) gan ZHANGYue-jun(张跃军), WANGPeng-jun(汪鹏君)

Cael y testun llawn

Research on multivalued pulse circuits based on Schmitt circuits(基于施密特电路的多值脉冲电路研究) gan WANGPeng-jun(汪鹏君), HUJian-ping(胡建平), LUYang-jian(卢仰坚)

Cael y testun llawn

Design of quaternary Schmitt circuits(四值施密特电路设计) gan WANGPeng-jun(汪鹏君), SHENGFa-sheng(盛法生), WUXun-wei(吴训威)

Cael y testun llawn

CMOS current conveyor with functions of voltage operation(具有电压运算功能的CMOS电流传输器) gan HUJian-ping(胡建平), WANGPeng-jun(汪鹏君), YEXi-en(叶锡恩)

Cael y testun llawn