VLSI array processors /

VLSI array processors /

16

Bibliographic Details
Main Author:	Kung, S. Y. (Sun Yuan)
Format:
Published:	Englewood Cliffs, N J.: Prentice Hall, 1988
Subjects:	Integrated circuits Array processors Signal processing

Similar Items

A VLSI computing structure array processor /
by: Loh, Sun Meng, author, et al.
Published: (1993)

VLSI digital signal processors : an introduction to rapid prototyping and design synthesis /
by: 366439 Madisetti, Vijay K.
Published: (1995)

VLSI algorithm processor /
by: 255655 Wong, Wai Chiang
Published: (1993)

On Data Forwarding in Deeply Pipelined Soft Processors
by: Kapre, Nachiket, et al.
Published: (2015)

A simple circuit for producing vertical arrays of analogue signals and dot raster displays of nerve and muscle action potentials /
by: 447081 Miles, T. S., et al.

High-performance VLSI signal processing : innovative architectures and algorithms /
by: Liu, K. J. Ray, 1961-, et al.
Published: (1998)

VLSI signal processing systems/
by: 411416 Swartzlander, Earl E.
Published: (1986)

Digital signal processing in VLSI/
by: 223474 Higgins, Richard J.
Published: (1990)

Analog VLSI : signal and information processing /
by: 419298 Mohammed Ismail, et al.
Published: (1994)

Analog and mixed mode VLSI design /
by: 515818 Gejji, Vineeta P.
Published: (2011)

Design of the distributed Cache for reconfigurable array processor
by: Jiang Lin, et al.
Published: (2018-12-01)

VLSI systems design for digital signal processing/
by: 412428 Bowen, B. A., et al.
Published: (1982)

VLSI signal processing: a bit-serial approach/
by: 171890 Denyer, Peter, et al.
Published: (1985)

PC-based FPGA prototyping system-I/O processor design /
by: 460947 Chua, Lee Ping, et al.
Published: (2005)

Analysis and synthesis of microwave active filters for present and new generations of mobile communication systems in the 0.8 and 1.7 GHZ band; A VLSI computing structure array processor; Monopole and printed diversity antenna for hand-held radio phone; Penyerapan teknologi komputer peribadi dalam jabatan-jabatan kerajaan; Design and construction of GMSK bit error rate measurement system for PCN applications / [mikrofilem]
by: Kamaruddin Abdul Ghani, et al.
Published: (1993)

VLSI architectures for dynamic time warping using systolic arrays /
by: 318625 Jutand, F., et al.

VLSI and modern signal processing/
by: Kung, S. Y. (Sun Yuan), et al.
Published: (1985)

VLSI design of digital encryption standard processor /
by: 175489 Nasir Shaikh Husin

Teaching computer architecture by designing and simulating processors from their bits and bytes
by: Mustafa Doğan, et al.
Published: (2024-02-01)

Merekabentuk pengesan isyarat dan unit pembatalan gangguan menggunakan VLSI
by: 513924 Mohamad Shukri Abdul Manaf
Published: (1989)

Mixed analog-digital VLSI devices and technology /
by: 353746 Tsividis, Yannis
Published: (2002)

VLSI design of digital encryption processor /
by: 222687 Tan, Choon Kwang

Hardware accelerators for electrical CAD
by: Ambler, Tony, et al.
Published: (1988)

Digital signal processing Handbook : wireless, networking, radar, sensor array processing, and nonlinear signal processing /
by: Madisetti, Vijay K.
Published: (2009)

Let's design algorithms for VLSI systems /
by: 205163 Kung, H. T.

VLSI design of digital encryption processor (DEP) /
by: 252669 Krishna Kumar Musalayah

Handbook on array processing and sensor networks /
by: Haykin, Simon S., 1931-, et al.
Published: (2010)

Narrowband direction of arrival estimation for antenna arrays /
by: 482809 Foutz, Jeffrey, et al.
Published: (2008)

Maximum likelihood array processing for the estimation of superimposed signals
Published: (2003)

Space-time wireless systems : from array processing to MIMO communications /
by: Bolcskei, Helmut
Published: (2006)

Performance comparison of NxN matrix multiplication between field programmable gate array and general purpose processor /
by: Chay, Chin Fatt, 1979-, et al.
Published: (2012)

VLSI image processing /
by: Offen, R. J.
Published: (1985)

A Mathematical Model for Reconfiguring VLSI Subarrays Under Row and Column Rerouting
by: Junyan Qian, et al.
Published: (2017-01-01)

Visual Odometry Using Pixel Processor Arrays for Unmanned Aerial Systems in GPS Denied Environments
by: Alexander McConville, et al.
Published: (2020-09-01)

Performance comparison of NxN matrix multiplication between field programmable gate array and general purpose processor [electronic resource] /
by: Chay, Chin Fatt, 1979-
Published: (2012)

Digital encryption processor (Part II) VLSI implementation of microsequencer/
by: 266587 Hong, Tian Yan
Published: (1992)

A New Systolic Array Algorithm and Architecture for the VLSI Implementation of IDST Based on a Pseudo-Band Correlation Structure
by: CHIPER, D. F., et al.
Published: (2017-02-01)

A Dynamic time warp VLSI processor for continuous speech recognition /
by: Quenot, Georges

Design of a CPU microchip - from VHDL medeling to VLSI implemetation /
by: 226072 Khor, Lip Min, et al.
Published: (2005)

Macro processors /
by: 406082 Cole, Alfred John
Published: (1976)