DRAM circuit design : fundamentals and high-speed topics /
16
Main Author: | Keeth, Brent, 1960- |
---|---|
Format: | |
Language: | eng |
Published: |
Hoboken, NJ : Wiley-Interscience,
2008
|
Subjects: |
Similar Items
-
Circuit Optimization Method to Reduce Disturbances in Poly-Si 1T-DRAM
by: Yejin Ha, et al.
Published: (2021-10-01) -
Design of High-Speed, Low-Power Sensing Circuits for Nano-Scale Embedded Memory
by: Sangheon Lee, et al.
Published: (2023-12-01) -
Accurate Layout-Dependent Effect Model in 10 nm-Class DRAM Process Using Area-Efficient Array Test Circuits
by: Seyoung Kim, et al.
Published: (2023-01-01) -
Fundamentals of electronic circuit design /
by: 392773 Comer, David J., et al.
Published: (2003) -
Fundamentals of reliable circuit design
Published: (1966)