Design of phase detector and frequency divider in phase-locked loop (PLL) /
Project Paper (Sarjana Muda Kejuruteraan (Elektrik - Elektronik)) -Universiti Teknologi Malaysia, 2007
Main Authors: | 286726 Charlene Isabella Raynold, Izam Kamisian, Fakulti Kejuruteraan Elektrik |
---|---|
Format: | |
Language: | eng |
Published: |
2007
|
Subjects: |
Similar Items
-
Design of phase detector and frequency divider in phase-locked loop (PLL) [electronic resource]/
by: 286726 Charlene Isabella Raynold, et al.
Published: (2007) -
Design of 477MHZ mixed signal phase - locked loop (PLL) for CMOS RF transceiver /
by: Nurul'ain Fadzli, et al.
Published: (2007) -
VLSI implementation of analog phase detector in phase-locked loop /
by: 352558 Nooraini Naim
Published: (2006) -
Design of 477MHZ mixed signal phase - locked loop (PLL) for CMOS RF transceiver [electronic resource] /
by: Nurul'ain Fadzli, et al.
Published: (2007) -
A Low-Phase-Noise Self-Aligned Sub-Harmonically Injection-Locked PLL Using Aperture Phase Detector-Based DLL Windowing Technique
by: Saurabh Kumar, et al.
Published: (2023-01-01)