ESL design and verification : a prescription for electronic system-level methodology /

ESL design and verification : a prescription for electronic system-level methodology /

16

Bibliographic Details
Main Authors:	Bailey, Brian, 1959-, Martin, Grant (Grant Edmund), Piziali, Andrew
Format:
Language:	eng
Published:	San Francisco, CA : Morgan Kaufmann, 2007
Subjects:	Systems on a chip

Similar Items

Winning the SoC revolution : experiences in real design /
by: Martin, Grant (Grant Edmund), et al.
Published: (2003)

Ingredients for successful system level design methodology /
by: 219028 Patel, Hiren D., et al.
Published: (2008)

Floorplaning methodology for network on chip [electronic resource] /
by: Chia, Ie Chen, 1981-
Published: (2012)

UML for SOC design /
by: Martin, Grant, et al.
Published: (2005)

System-on-chip (SoC) testing using adhoc high-level design for-testability method [electronic resource] /
by: Cheng, Chen Kong, 1977-, et al.
Published: (2009)

Design and test technology for dependable systems-on-chip /
by: Ubar, Raimund, 1941-, et al.
Published: (c201)

Network-on-chip (NOC) wormhole router design [electronic resource] /
by: Kuan, Wai Chong, 1985-
Published: (2009)

Co-verification of hardware and software for ARM SoC design /
by: 287919 Andrews, Jason R.
Published: (2005)

Floorplaning methodology for network on chip /
by: Chia, Ie Chen, 1981-, et al.
Published: (2012)

Functional verification coverage measurement and analysis /
by: 219115 Piziali, Andrew
Published: (2004)

Co-verification of hardware and software for ARM SoC design [compact disc] /
by: 287919 Andrews, Jason R.
Published: (2005)

Autonomic networking-on-chip : bio-inspired specification, development, and verification /
by: Cong-Vinh, Phan
Published: (c201)

Design and post-silicon verification of polymorphic PCIE bridge expansion chip
by: Deng Jiawei, et al.
Published: (2023-02-01)

System-on-chip (SoC) testing using adhoc high-level design for-testability method /
by: Cheng, Chen Kong, 1977-, et al.
Published: (2009)

Platform based design at the electronic system level : industry perspectives and experiences /
by: Burton, Mark, et al.
Published: (2006)

Design of systems on a chip : design and test /
by: Reis, Richardo, et al.
Published: (2006)

Network on chip prototyping and emulation [electronic resource] /
by: Tay, Huey Fen, 1983-
Published: (2010)

Emulation platform for network-on-chip[electronic resource] /
by: Ee, Sze Hui, 1983-
Published: (2012)

Network-on-chip network adapter [electronic resource] /
by: Mohd. Farhan Sha'ari, 1983-, et al.
Published: (2009)

Essential issues in soc design : designing complex systems-on-chip /
by: Lin, Youn-Long Steve, et al.
Published: (2006)

Amba Axi bus to network-on-chip bridge [electronic resource] /
by: Ng, Keng Yoke, 1982-
Published: (2013)

Network-on-chip non-preemptive test scheduling [electronic resource] /
by: Mohd. Syafiq Mispan, 1984-
Published: (2010)

Network partitioning and IP placement in network on chip [electronic resource] /
by: Asrani Lit, 1984-
Published: (2012)

Implementation of IEEE 1149.1 on system-on-chip [electronic resource] /
by: Neoh, Justin Soon Teong, 1985-
Published: (2009)

Electric go-kart with battery state-of-charge display [electronic resource] /
by: Mohd. Aswad Abdol Rani, 1987-, et al.
Published: (2011)

Impact of self-similar traffic on network on chip performanc [electronic resource] /
by: Muhammad Mustapha Saleh, 1972-
Published: (2012)

Network-on-chip fault detection and router self-test [electronic resource] /
by: Wan Mohd. Amir Haris Wan Sallehuddin, 1986- author, et al.
Published: (2014)

Adaptive look ahead routing for low latency network on chip [electronic resource] /
by: Nadera Najib Qaid Al-Areqi, 1989- author, et al.
Published: (2014)

Designers guide to the cypress PSoC /
by: 417575 Ashby, Robert
Published: (2005)

A low latency NoC router supporting routing adaptivity [electronic resource] /
by: Gwee, Yong Chun, 1982-
Published: (2012)

Histogram of oriented gradient feature extraction on multi-core system-on-chip [electronic resource] /
by: Suen, Sze Mun, 1992-, author
Published: (2016)

SoC test scheduling algorithm using enhanced rectangle packing [electronic resource] /
by: Lee, Siaw Chen, 1983-, et al.
Published: (2009)

APB bus LPTIM verification based on universal verification methodology
by: Yao, Junxin
Published: (2024)

Network-on-chip (NOC) wormhole router design /
by: Kuan, Wai Chong, 1985-, et al.
Published: (2009)

Designing network on-chip architectures in the nanoscale era /
by: Flich, Jose, et al.
Published: (2011)

The translational roadmap of the gut models, focusing on gut-on-chip [version 2; peer review: 2 approved]
by: Giulia Malaguarnera, et al.
Published: (2023-01-01)

Implementation of full color LED display system using System On Chip (SOC) approach [electronic resource] /
by: Soon, Chun Mein, 1989- , author
Published: (2013)

Enhanced wormhole router and network adapter architectures with virtual circuit support for network on chip [electronic resources] /
by: Wang, Hsin Wey, 1982-
Published: (2011)

Designers guide to the cypress PSoC [compact disc] /
by: 417575 Ashby, Robert
Published: (2005)

An enhanced simulated annealing approach for cylindrical, rectangular mesh and semi-diagonal torus network topologies [electronic resource] /
by: Noraziah Adzhar, 1990-, author
Published: (2015)