ESL design and verification : a prescription for electronic system-level methodology /
16
Main Authors: | Bailey, Brian, 1959-, Martin, Grant (Grant Edmund), Piziali, Andrew |
---|---|
Format: | |
Language: | eng |
Published: |
San Francisco, CA : Morgan Kaufmann,
2007
|
Subjects: |
Similar Items
-
Winning the SoC revolution : experiences in real design /
by: Martin, Grant (Grant Edmund), et al.
Published: (2003) -
Floorplaning methodology for network on chip [electronic resource] /
by: Chia, Ie Chen, 1981-
Published: (2012) -
Ingredients for successful system level design methodology /
by: 219028 Patel, Hiren D., et al.
Published: (2008) -
Design and test technology for dependable systems-on-chip /
by: Ubar, Raimund, 1941-, et al.
Published: (c201) -
Floorplaning methodology for network on chip /
by: Chia, Ie Chen, 1981-, et al.
Published: (2012)