Systemverilog for design : a guide to using systemverilog for hardware design and modeling /

Podobne zapisy

• Verilog and systemverilog gotchas : 101 common coding errors and how to avoid them /
  od: 297360 Sutherland, Stuart
  Wydane: (2007)
• Digital System Design With SystemVerilog /
  od: Zwolinski, Mark, author 327189
  Wydane: (2010)
• Verification methodology manual for SystemVerilog /
  od: Bergeron, Janick
  Wydane: (2006)
• Finite state machines in hardware : theory and design (with VHDL and SystemVerilog) /
  od: 271359 Pedroni, Volnei A.
  Wydane: (2013)
• Systemverilog for verification : a guide to learning the testbench language features /
  od: 402772 Spear, Chris
  Wydane: (2008)