Scaling and numerical simulation analysis of 50nn MOSFET incorporating dielectric pocket (DP - MOSFET) /

Scaling and numerical simulation analysis of 50nn MOSFET incorporating dielectric pocket (DP - MOSFET) /

PRZSL

Bibliographic Details
Main Authors:	Razali Ismail, 1960-, author, Zul Atfyi Fauzan Mohammed Napiah, 1983-, author, Ismail Saad, 1974-, author, Regional Conference on Solid State and Technology (23rd: 2007: Johor)
Format:
Language:
Published:	Skudai : Universiti Teknologi Malaysia, 2007

Similar Items

Process and characterization of MOSFET incorporating dielectric pocket (DP-MOSFET) using TCAD tools /
by: Razali Ismail, 1960-, author, et al.
Published: (2007)

Numerical simulation characterization of 50nm MOSFET incorporating dielectric poket (DP - MOSFET) /
by: Zul Atfyi Fauzan Mohammed Napiah, 1983-, author, et al.
Published: (2007)

Scaling and numerical simulation analysis of 50 nm MOSFET incorporating dielectric pocket (DP-MOSFET)
by: M. N., Zul Atfyi Fauzan, et al.
Published: (2008)

Scaling and numerical simulation analysis of 50nm MOSFET incorporating dielectric pocket (DP-MOSFET)
by: Ismail, Razali, et al.
Published: (2007)

Numerical investigation of nanoscale and vertical MOSFET incorporating dielectric pocket /
by: Zul Atfyi Fauzan Mohammed Napiah, 1983-, author, et al.
Published: (2008)

Characterization of 50 nm MOSFET with dielectric pocket
by: Fauzan, Zul Atfyi, et al.
Published: (2007)

The effect of different ge concentration on the characteristics of strain silicon MOSFET /
by: Razali Ismail, 1960-, author, et al.
Published: (2007)

Numerical analysis of double gate (DG)vertical MOSFETs incorporating dielectric pocket (DP) in nanoscale regime /
by: Ismail Saad, autho, et al.
Published: (2008)

Characterization analysis of a novel approach in fabrication of CMOS compatible vertical MOSFETs incorporating a dielectric pocket /
by: Munawar Riyadi, author, et al.
Published: (2008)

Channel engineering in vertical MOSFET for nanoscale /
by: Munawar Agus Riyadi, 1977-, author, et al.
Published: (2009)

Enhanced performance of nanoscale vertical MOSFET by oblique rotating implantation (ORI) and fillet local oxidation(FILOX+ORI)technology /
by: Ismail Saad, 1974-, author, et al.
Published: (2009)

Body doping influence in vertical MOSFET design
by: Riyadi, Munawar A., et al.
Published: (2009)

Design of soi double gate vertical mosfet /
by: Jatmiko Endro Suseno, 1972-, author, et al.
Published: (2008)

Design of 100nm pMOSFET with a SiGe heterostructure channel /
by: Wong, Yah Jin, 1983-, author, et al.
Published: (2007)

Analytical threshold voltage model of nanoscale biaxial ultrathin strained-Si MOSFETs /
by: Yau, Wei Heong, author, et al.
Published: (2009)

Numerical analysis of vertical double gate mosfets (VDGM) with dielectric pocket (DP) effects on silicon pillar for nanoscale transistor
by: Saad, Ismail, et al.
Published: (2009)

Effects of S/D doping concentrations on vertical strained-sige impact ionization MOSFET incorporating dielectric pocket (VESIMOS-DP)
by: Ismail, Razali, et al.
Published: (2013)

Sealing of vertical and lateral MOSFET in nanometer regime /
by: Ismail Saad, author, et al.
Published: (2007)

Design and characterization of nanoscale metal -oxide- semiconductor field effect transistor incorporating dielectric pocket /
by: Zul Atfyi Fauzan Mohammed Napiah, 1983-, et al.
Published: (2009)

The development of vertical mosfet model incorporating a dielectric pocket /
by: 227744 Nurul Ezaila Alias, et al.
Published: (2009)

Analysis of pillar thickness variation on source top (sot) nanoscale vertical mosfet with oblique rotation implatation (ORI) method /
by: Ismail Saad, author, et al.
Published: (2008)

Characterization of punchthrough effects in vertical mosfet incorporating a dielectric pocket /
by: 457812 Norshalina Zulkifli, et al.
Published: (2009)

Investigation on the effects of oblique rotating ion implantation (ORI) for nanoscale vertical double gate NMOSFET /
by: Razali Ismail, 1960-, author, et al.
Published: (2007)

Numerical simulation analysis of CMOS compatible process of 50nm vertical single and double gate MOSFET /
by: Ismail Said, author, et al.
Published: (2007)

MOSFET - like carbon nanotube field effect transistor model /
by: Mohammad Taghi Ahmadi, author, et al.
Published: (2009)

Analysis of vertical and lateral structures for nanoscale field effect transistor (FET) /
by: Munawar Agus Riyadi, 1977-, author, et al.
Published: (2008)

Design and characterization of nanoscale metal -oxide- semiconductor field effect transistor incorporating dielectric pocket [electronic resource] /
by: Zul Atfyi Fauzan Mohammed Napiah, 1983-, et al.
Published: (2009)

Extraction of SPICE model for double gate vertical MOSFET /
by: Jatmiko Endro Suseno, author, et al.
Published: (2009)

Enhanced performance of nanoscale vertical MOSFET by oblique rotating implantation (ORI) and fillet local oxidation (FILOX + ORI) technology
by: Saad, Ismail, et al.
Published: (2009)

Numerical study of carrier velocity for P-type strained silicon MOSFET /
by: Yau, Wei Heong, 1983-, author, et al.
Published: (2009)

Numerical study of diffusion current characteristic for nondegenerate N-type strained silicon MOSFET /
by: 274745 Kang, Eng Siew, et al.
Published: (2009)

Scaling of vertical and lateral MOSFET in nanometer regime
by: Saad, Ismail, et al.
Published: (2007)

Silicon pillar thickness effect on vertical double gate MOSFET (VDGM) with oblique rotating implantation (ORI) method /
by: Munawar Agus Riyadi, 1977-, author, et al.
Published: (2008)

The development of vertical mosfet model incorporating a dielectric pocket /
by: 227744 Nurul Ezaila Alias, et al.
Published: (2009)

Modelling of nanoscale MOSFET using MATLAB /
by: Vijay Kumar Arora, author, et al.
Published: (2009)

Investigation on the effects of halo implants for nanoscale vertical MOSFET
by: Ismail, Razali, et al.
Published: (2007)

Semi - empirical capacitance modeling for mosfet /
by: 275510 Chai, Chun Vui, et al.
Published: (2008)

Design and characterisation of strained silicon MOSFET /
by: 275773 Goh, Eunice Shing Mei, et al.
Published: (2007)

Modeling of temperature variations in MOSFET mismatch for circuit simulations
by: Ismail, Muhamad Amri, et al.
Published: (2009)

Self-aligned double-gate (DG) vertical MOSFET's using oblique rotating implantation (ORI) method with reduced parasitic capacitance /
by: Ismail Saad, author, et al.
Published: (2008)