The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL /

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL /

Thesis (Sarjana Kejuruteraan (Elektrik - Komputer dan Mikroelektronik)) - Universit Teknologi Malaysia, 2008

Detalles Bibliográficos
Main Authors: Lim, Jonie Joo Nee, 1978-, Mohamed Khalil Mohd. Hani, supervisor, Fakulti Kejuruteraan Elektrik
Formato:
Idioma:eng
Publicado: 2008
Subjects:
Reduced instruction set computers

Títulos similares