The implementation of the bit-serial 2nd order IIR digital filter using altera FPGA flex-10K /

The implementation of the bit-serial 2nd order IIR digital filter using altera FPGA flex-10K /

Project Paper (Bachelor of Electrical Engineering (Electronic)) - Universiti Teknologi Malaysia, 2002

Bibliographic Details
Main Author:	452894 Lai, Kee Yiew
Format:
Language:	eng
Published:	Skudai : Universiti Teknologi Malaysia, 2002
Subjects:	Digital filters (Mathematics) Signal theory (Telecommunication)

Similar Items

Bit-serial FIR filter implemented in FPGA /
by: 443088 Ding, Jeng Chung
Published: (2002)

Software design of IIR and FIR digital filters/
by: 440636 Abdul Rahman Mohamed Tasir
Published: (1984)

Software for designing FIR and IIR filter using MATLAB /
by: 445717 Ng, Teng Teng
Published: (2002)

Implementation of FIR digital filters using the Altera APEX FPGA board /
by: 247988 Chai, Kian Liong
Published: (2006)

DSP based software to design FIR and IIR filters /
by: 381228 Teh, J-Wing
Published: (2002)

Some comparisons between FIR and IIR digital filters /
by: Rabiner, Lawrence R., 1943-

Implementation of IIR filter on TMS320C6211 DSP processor /
by: 399990 Mohd. Shaifulnizam Ramli, et al.
Published: (2004)

Real time implementation of IIR filter using TMSC6000 processor /
by: 454823 Heah, Jim Poh
Published: (2005)

DSP system design : complexity reduced IIR filter implementation for practical applications /
by: 196329 Krukowski, Artur, et al.
Published: (2003)

VLSI design of infinite impulse response (IIR) digital filter /
by: 264236 Low, Sher Fun
Published: (1990)

Study on FPGA based IIR filter using quantitative approach /
by: Ow, Shen Wah, 1985-, et al.
Published: (2012)

Implementation of IIR filter on TMS320C6211 DSP processor [electronic resource] /
by: 399990 Mohd. Shaifulnizam Ramli, et al.
Published: (2004)

Study on FPGA based IIR filter using quantitative approach [electronic resource] /
by: Ow, Shen Wah, 1985-
Published: (2012)

A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOS
by: Kim, Byeong-Su, et al.
Published: (2010)

High-performance digital filter in FPGA /
by: Siti Suhaila Mohd. Yusof, 1984-, et al.
Published: (2013)

A class of IIR filters synthesized using frequency-response masking technique
by: Liu, Qinglai, et al.
Published: (2022)

Re-programmable 8-bit, 16-taps FIR filter /
by: 442348 Yap, Daniel Chew Sing
Published: (2002)

Design of pipelined IIR filters using two-stage frequency-response masking technique
by: Liu, Qinglai, et al.
Published: (2020)

Finite impulse response (FIR) digital filter implementation using altera (FPGA) /
by: 260851 Mohd. Bakhtiar Abu Bakar
Published: (1999)

Implementation of digital fir filter in fpga /
by: 457542 Chang, Chee Teong
Published: (2002)

High-performance digital filter in FPGA [electronic resource] /
by: Siti Suhaila Mohd. Yusof, 1984-
Published: (2013)

Area- and power-efficient nearly-linear phase response IIR filter by iterative convex optimization
by: Deng, Gelei, et al.
Published: (2019)

Implementation of hysteresis comparator employing altera FPGA /
by: 245246 Yew, Tiong Keat, et al.
Published: (2007)

Design of IIR filters by optimization techniques
by: Wang, Zhe.
Published: (2011)

Multiple-feedback higher-order active filters /
by: 174655 Johnson, David E., et al.

Penggunaan "Altera flex10k Educational Board" bagi memaparkan kelakuan operasi sesuatu transistor berjenis Mosfet /
by: 368627 Ahmad Muzri Mohamed Nuri
Published: (2006)

Implementation of digital fir filter in fpga [microfilm] /
by: Chang, Chee Teong
Published: (2002)

Extending the concept of IIR filtering to array processing using approximate spatial IIR structure
by: Wen, Fuxi, et al.
Published: (2012)

FPGA based delta-sigma converter with interpolation filter /
by: 426491 Chan, Kwan Chien
Published: (2003)

IIR Filter Order and Cut-off Frequency Influences on EMG Signal Smoothing
by: Zahari, Taha, et al.
Published: (2015)

Penggunaan "Altera flex10k Educational Board" bagi memaparkan kelakuan operasi sesuatu transistor berjenis Mosfet [microform] /
by: Ahmad Muzri Mohamed Nuri, et al.
Published: (2006)

Solving magnetic resonance imaging using altera FPGA /
by: 238484 Aznurhidayah Ahmad, et al.
Published: (2007)

Implementation of IIR filters design in Java TM
by: Ingadi Putera Tanoewidjaja.
Published: (2008)

Filter synthesis using genesys S/Filter /
by: Rhea, Randall W., author
Published: (2014)

A 10Gb/s compact low-power serial I/O with DFE-IIR equalization in 65nm CMOS
by: Kim, Byungsub, et al.
Published: (2010)

Implementation of hysteresis comparator employing altera FPGA [electronic resource] /
by: 245246 Yew, Tiong Keat, et al.
Published: (2007)

IIR filter design using delta sigma modulators
by: Venkata Subramanian Ramakrishnan
Published: (2008)

Efficient implementations of 2-D noncausal IIR filters
Published: (2003)

Low-pass and high-pass designs for higher-order active filters /
by: Hilburn, John L., 1938-, et al.

16-bit low power digital FIR filter IC design
by: Fu, Binghui
Published: (2024)