A computer aided design software module for clock tree synthesis in very large scale integration design /
Thesis (Sarjana Kejuruteraan (Elektrik)) - Universiti Teknologi Malaysia, 2008
Principais autores: | Chew, Eik Wee, 1981-, Mohamed Khalil Mohd. Hani, supervisor, Fakulti Kejuruteraan Elektrik |
---|---|
Formato: | |
Idioma: | eng |
Publicado em: |
2008
|
Assuntos: |
Registros relacionados
-
A computer aided design software module for clock tree synthesis in very large scale integration design [electronic resource] /
por: 222494 Chew, Eik Wee, et al.
Publicado em: (2008) -
Nano-scale VLSI clock routing module based on useful-skew tree algorithm
por: Eik Wee, Chew, et al.
Publicado em: (2006) -
Nano scale VLSI clock routing module based on useful skew tree algorithm /
por: Chew, Eik Wee, 1981-, author, et al.
Publicado em: (2006) -
Very large scale integration (VLSI) design of a channel estimator/
por: 222923 Wee, Yu Seang -
Very large scale integration/
por: Bryant, Randal
Publicado em: (1983)