Digital clocks for synchronization and communications /
16
Main Authors: | 325007 Kihara , Masami, Ono, Sadayasu, Eskelinen, Pekka |
---|---|
Format: | |
Language: | eng |
Published: |
Norwood, MA : Artech House,
2003
|
Subjects: |
Similar Items
-
Fully Digital Grid Synchronization Under Harmonics and Unbalanced Conditions
by: Yu Bai, et al.
Published: (2019-01-01) -
A 3.2 GHz Injection-Locked Ring Oscillator-Based Phase-Locked-Loop for Clock Recovery
by: Dorian Vert, et al.
Published: (2022-11-01) -
A Method for Eliminating Skew Introduced by Non-Uniform Buffer Delay and Wire Lengths in Clock Distribution Trees
by: Wu, Henry M.
Published: (2004) -
Digital clock using MSF 60 KHZ time code transmission/
by: Wan Mohd. Salleh Wan Abu Bakar 213921 -
Design of a Clock Doubler Based on Delay-Locked Loop in a 55 nm RF CMOS Process
by: Ho-Won Kim, et al.
Published: (2023-06-01)