Rekabentuk teras pemproses isyarat digit (DSP PROCESSOR) 16 bit menggunakan VHDL /
Project Paper (Sarjana Muda Kejuruteraan Elektrik (Komputer) - Universiti Teknologi Malaysia, 2002
Main Author: | 283945 Nor Shahida Mohamad Yusop |
---|---|
Format: | |
Language: | may |
Published: |
Skudai : Universiti Teknologi Malaysia,
2002
|
Subjects: |
Similar Items
-
VHDL implementation of pipelined DLX microprocessor /
by: 373315 Ignatius Edmond Anthony, et al.
Published: (2008) -
VHDL implementation of pipelined DLX microprocessor [electronic resource] /
by: 373315 Ignatius Edmond Anthony, et al.
Published: (2008) -
The VHDL design of 4-way VLIW processor /
by: Hau, Yuan Wen, 1980-
Published: (2003) -
VHDL design of 2 way superscalar processor /
by: 384395 Eu, Wei Li
Published: (2003) -
VHDL design of A 32-Bit RISC processor core for FPGA implementation /
by: Nadzir Muhammad Marsono 612152
Published: (2001)