Network-on-chip mesh topology modeling and performance analysis /
Thesis (Sarjana Kejuruteraan Elektrik(Elektronik dan Telekomunikasi)) - Universiti Teknologi Malaysia,2009
Main Authors: | Siti Aisah Junos @ Yunus, 1982-, Muhammad Nadzir Marsono, supervisor, Fakulti Kejuruteraan Elektrik |
---|---|
Format: | |
Language: | |
Published: |
2009
|
Subjects: |
Similar Items
-
Network-on-chip mesh topology modeling and performance analysis /
by: Siti Aisah Junos @ Yunus, 1982-, et al.
Published: (2009) -
Enhanced wormhole router and network adapter architectures with virtual circuit support for network on chip /
by: Wang, Hsin Wey, 1982-, et al.
Published: (2011) -
Network partitioning and IP placement in network on chip /
by: Asrani Lit, 1984-, et al.
Published: (2012) -
Network-on-chip network adapter /
by: Mohd. Farhan Sha'ari, 1983-, et al.
Published: (2009) -
Network on chip prototyping and emulation /
by: Tay, Huey Fen, 1983-, et al.
Published: (2010)