Skip to content
VuFind
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文(繁體)
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
Čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
Galego
Tiếng Việt
Hrvatski
हिंदी
Հայերէն
Українська
Sámegiella
Монгол
Language
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
System design for gates delay...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Permanent link
System design for gates delay calculation purpose /
Project Paper (Sarjana Muda Kejuruteraan (Komputer)) - Universiti Teknologi Malaysia, 2008
Bibliographic Details
Main Authors:
262311 Sam, Mee Sen
,
Abu Khari A'Ain
,
Fakulti Kejuruteraan Elektrik
Format:
Published:
2008
Subjects:
System design
Holdings
Description
Similar Items
Staff View
Similar Items
Design for testability for complementary metal oxide semiconductor analog circuit to detect parametric variation of gate leakage /
by: Muhammad Faisal Ibrahim, 1984-, et al.
Published: (2009)
Design for testability for complementary metal oxide semiconductor analog circuit to detect parametric variation of gate leakage [electronic resource] /
by: Muhammad Faisal Ibrahim, 1984-, et al.
Published: (2009)
Scalable multicore design for test interface design /
by: Chong, Shi Hou, 1980-, et al.
Published: (2007)
Scalable multicore design for test interface design [electronic resource] /
by: Chong, Shi Hou, 1980-, et al.
Published: (2007)
8-Bit X-Bit multiplier with testability features /
by: 260983 Wong, Yin Yin, et al.
Published: (2007)