Test pattern generation for combinational multiplier interconnects /

Test pattern generation for combinational multiplier interconnects /

Project Paper (Sarjana Muda Kejuruteraan (Elektrik - Komputer)) - Universiti Teknologi Malaysia, 2008

Bibliographic Details
Main Authors:	266340 Nurul Huda Tendot Zakaria, Muhammad Nadzir Marsono, supervisor, Fakulti Kejuruteraan Elektrik
Format:
Language:	eng
Published:	2008
Subjects:	Microelectronics Digital electronics

Similar Items

Prayer time by using altera DE2 board /
by: Norazman Hussin, 1985- author, et al.
Published: (2010)

Materials for information technology : devices, interconnects and packaging /
by: Euromat 2003 (2003 : Lausanne, Switzerland), et al.
Published: (2005)

Microelectronics interconnection and packaging/
by: Lyman, Jerry
Published: (1980)

16-bit low-power CMOS multiplier IC design
by: Wang, Jun
Published: (2022)

Reliability modeling for ULSI interconnects
by: Hou, Yue Jin
Published: (2010)

Hermeticity testing of mems and microelectronic packages /
by: Costello, Suzanna, et al.
Published: (2013)

Arbitration schemes of wishbone on chip bus system /
by: Ong, Kok Tong, 1988- author, et al.
Published: (2014)

Arbitration schemes of wishbone on chip bus system [electronic resource] /
by: Ong, Kok Tong, 1988- author, et al.
Published: (2014)

Microelectronic systems : design, modelling and testing /
by: 369151 Buchanan, William J.
Published: (1997)

Digital microelectronics /
by: 371068 Haznedar, Haldun
Published: (1991)

Toxic gas release alarm system ussing PIC microcontroller/
by: Zarith Sofia Suraya Bakeri, 1987-, et al.
Published: (2010)

Electromigration reliability of copper interconnect in submicron microelectronics application
by: Ang, Kian Ann
Published: (2008)

Optimizing of TiN barrier properties for CNT interconnects
by: Ng, Anthony Tian Shi
Published: (2012)

Study of chemical vapor deposited carbon nanotubes as electrical interconnect
by: Ng, Chou Shing
Published: (2013)

Investigation of interconnect layout on CU/Low-K TDDB reliability
by: Ong, Ran Xing
Published: (2015)

Effect of stress migration on electromigration for nano scale advanced interconnects
by: Anson Heryanto
Published: (2012)

Investigating the electromigration reliability of copper interconnects
by: Shao, Wei
Published: (2010)

Copper micro and nano particles mixture for 3D interconnection application
by: Dai, Yuan-Yuan
Published: (2016)

Process development of nanowires for off-chip interconnects
by: Chong, Ser Choong.
Published: (2008)

Microelectronics failure analysis : desk reference /
by: Electronic Device Failure Analysis Society. Desk Reference Committee
Published: (2004)

Microelectronic engineering : an international journal of semiconductor manufacturing technology
Published: (1983)

Microelectronics failure analysis [compact disc] : desk reference /
by: Electronic Device Failure Analysis Society. Desk Reference Committee
Published: (2004)

Microelectronic engineering : an international journal of semiconductor manufacturing technology [electronic journal]

Lead-free solder interconnect reliability /
by: Shangguan, Dongkai, 1963-
Published: (2005)

Development and characterization of deep reactive ion etching technology for through silicon interconnection
by: Nagarajan, Ranganathan
Published: (2010)

Wafer-level isothermal electromigration study on deep sub-micron interconnect metallization
by: Lim, Yeow Kheng.
Published: (2008)

Study of electromigration-induced voiding mechanisms in Cu interconnects
by: Anand Vishwanath Vairagar
Published: (2010)

Investigation of cure stresses in non-conductive adhesive interconnects
by: Yu, Hong
Published: (2010)

Handwriting recognition and the application of neural fuzzy [electronic resource] /
by: 219847 Cheang, Poi Yee, et al.
Published: (2007)

Logical effort base adder circuits transistor sizing using constriction factor and mutative variants of particle swarm optimization algorithm / Muhammad Aiman Johari
by: Johari, Muhammad Aiman
Published: (2015)

The effect of aspect ratio scaling on hydrostatic stress in passivated interconnects
by: Ang, Derrick, et al.
Published: (2011)

Hydrostatic stress and hydrostatic stress gradients in passivated copper interconnects
by: Ang, Derrick, et al.
Published: (2011)

Study on diffusion barriers for multilevel interconnect in advanced semiconductor devices
by: Lim, Boon Kiat.
Published: (2008)

Multichip module design, fabrication, and testing /
by: 463530 Licari, James J.
Published: (1995)

Kajian terhadap pengetahuan undang-undang paten di kalangan pelajar di fakulti-fakulti Kejuruteraan di Universiti Teknologi Malaysia, Johor /
by: 266340 Nurul Huda Tendot Zakaria, et al.
Published: (2010)

Laporan tahunan = annual report /
by: 2530 Institut Sistem Mikroelektronik Malaysia
Published: (1994)

Handwriting recognition and the application of neural fuzzy /
by: 219847 Cheang, Poi Yee, et al.
Published: (2007)

Integrated circuit packaging, assembly, and interconnections /
by: 223073 Greig, William J.
Published: (2007)

Dielectric failure mechanisms in advanced Cu/low-k interconnect architecture
by: Tan, Tam Lyn
Published: (2008)

Electromigration reliability study on copper interconnects under pulsed current conditions
by: Lim, Meng Keong
Published: (2015)