Advanced digital design with the Verilog HDL /
16
Main Author: | |
---|---|
Format: | |
Language: | eng |
Published: |
Upper Saddle River, NJ : Prentice Hall,
2003
|
Subjects: |
_version_ | 1796708453979258880 |
---|---|
author | 287192 Ciletti, Michael D. |
author_facet | 287192 Ciletti, Michael D. |
author_sort | 287192 Ciletti, Michael D. |
collection | OCEAN |
description | 16 |
first_indexed | 2024-03-05T03:51:48Z |
format | |
id | KOHA-OAI-TEST:307439 |
institution | Universiti Teknologi Malaysia - OCEAN |
language | eng |
last_indexed | 2024-03-05T03:51:48Z |
publishDate | 2003 |
publisher | Upper Saddle River, NJ : Prentice Hall, |
record_format | dspace |
spelling | KOHA-OAI-TEST:3074392020-12-19T17:10:17ZAdvanced digital design with the Verilog HDL / 287192 Ciletti, Michael D. Upper Saddle River, NJ : Prentice Hall,2003eng16PSZJBLDigital electronicsLogic circuitsVerilog (Computer hardware description language)URN:ISBN:0130891614 (hbk.) |
spellingShingle | Digital electronics Logic circuits Verilog (Computer hardware description language) 287192 Ciletti, Michael D. Advanced digital design with the Verilog HDL / |
title | Advanced digital design with the Verilog HDL / |
title_full | Advanced digital design with the Verilog HDL / |
title_fullStr | Advanced digital design with the Verilog HDL / |
title_full_unstemmed | Advanced digital design with the Verilog HDL / |
title_short | Advanced digital design with the Verilog HDL / |
title_sort | advanced digital design with the verilog hdl |
topic | Digital electronics Logic circuits Verilog (Computer hardware description language) |
work_keys_str_mv | AT 287192cilettimichaeld advanceddigitaldesignwiththeveriloghdl |