VHDL modeling of input/output microprocessor device (UART) /
Project paper (Bachelor of Electrical Engineering) - Universiti Teknologi Malaysia, 1996
Main Author: | 393889 Cik Ahmad Azira Che Mohd. Ayob |
---|---|
Format: | |
Published: |
Kuala Lumpur : UTM,
1996
|
Subjects: |
Similar Items
-
Design and VHDL modelling of an asynchronous microprocessor /
by: 393908 Cheng, Ei Jun
Published: (1996) -
VHDL implementation of pipelined DLX microprocessor /
by: 373315 Ignatius Edmond Anthony, et al.
Published: (2008) -
Digital logic and microprocessor design with VHDL /
by: 454059 Hwang, Enoch O.
Published: (2006) -
Design and VHDL modeling of an asynchronous microprocessor (Data Path Unit) /
by: 394196 Choy, Hung Wah
Published: (1996) -
VHDL implementation of pipelined DLX microprocessor [electronic resource] /
by: 373315 Ignatius Edmond Anthony, et al.
Published: (2008)