Design and VHDL modeling of an asynchronous microprocessor (Data Path Unit) /
Project paper (Bachelor of Electrical Engineering) - Universiti Teknologi Malaysia, 1996
Main Author: | |
---|---|
Format: | |
Published: |
Kuala Lumpur : UTM,
1996
|
Subjects: |
_version_ | 1826420061266509824 |
---|---|
author | 394196 Choy, Hung Wah |
author_facet | 394196 Choy, Hung Wah |
author_sort | 394196 Choy, Hung Wah |
collection | OCEAN |
description | Project paper (Bachelor of Electrical Engineering) - Universiti Teknologi Malaysia, 1996 |
first_indexed | 2024-03-05T04:25:25Z |
format | |
id | KOHA-OAI-TEST:318591 |
institution | Universiti Teknologi Malaysia - OCEAN |
last_indexed | 2024-03-05T04:25:25Z |
publishDate | 1996 |
publisher | Kuala Lumpur : UTM, |
record_format | dspace |
spelling | KOHA-OAI-TEST:3185912020-12-19T17:10:43ZDesign and VHDL modeling of an asynchronous microprocessor (Data Path Unit) / 394196 Choy, Hung Wah Kuala Lumpur : UTM,1996Project paper (Bachelor of Electrical Engineering) - Universiti Teknologi Malaysia, 199616PRZSLMicroprocessorsAsynchronous circuitsVHDL (Computer hardware description language) |
spellingShingle | Microprocessors Asynchronous circuits VHDL (Computer hardware description language) 394196 Choy, Hung Wah Design and VHDL modeling of an asynchronous microprocessor (Data Path Unit) / |
title | Design and VHDL modeling of an asynchronous microprocessor (Data Path Unit) / |
title_full | Design and VHDL modeling of an asynchronous microprocessor (Data Path Unit) / |
title_fullStr | Design and VHDL modeling of an asynchronous microprocessor (Data Path Unit) / |
title_full_unstemmed | Design and VHDL modeling of an asynchronous microprocessor (Data Path Unit) / |
title_short | Design and VHDL modeling of an asynchronous microprocessor (Data Path Unit) / |
title_sort | design and vhdl modeling of an asynchronous microprocessor data path unit |
topic | Microprocessors Asynchronous circuits VHDL (Computer hardware description language) |
work_keys_str_mv | AT 394196choyhungwah designandvhdlmodelingofanasynchronousmicroprocessordatapathunit |