Design of an arithmetic logic unit for an experimental computer /
The project is concerned about designing an arithmetic logic unit for an experimental computer. The term experimental means that the computer is aimed to be used for educational aid hence the computer operates at a low speed. Together with the control unit which is done by another student, this expe...
| Main Author: | |
|---|---|
| Format: | |
| Published: |
Kuala Lumpur : UTM,
1979
|
| Subjects: |
| _version_ | 1796710867642875904 |
|---|---|
| author | 400992 Rabtahwati Ismail |
| author_facet | 400992 Rabtahwati Ismail |
| author_sort | 400992 Rabtahwati Ismail |
| collection | OCEAN |
| description | The project is concerned about designing an arithmetic logic unit for an experimental computer. The term experimental means that the computer is aimed to be used for educational aid hence the computer operates at a low speed. Together with the control unit which is done by another student, this experimental computer can obey a simple program. The basic concept of a computer is strictly outlined in chapter 1. In this chapter the overall diagram of the experimental computer is also explained. The principle od computer design have been outlined in chapters 2,3,4 and 5. Here we use the basic gates such as nand gates, flip-flops, RAM to implementing the logical design. This experimental computer is strictly follows the stored-program which is discussed in chapter 5. An example program which uses most of the instructions and occupy the biggest number that can be used is also explained. |
| first_indexed | 2024-03-05T04:27:40Z |
| format | |
| id | KOHA-OAI-TEST:319347 |
| institution | Universiti Teknologi Malaysia - OCEAN |
| last_indexed | 2024-03-05T04:27:40Z |
| publishDate | 1979 |
| publisher | Kuala Lumpur : UTM, |
| record_format | dspace |
| spelling | KOHA-OAI-TEST:3193472020-12-19T17:10:45ZDesign of an arithmetic logic unit for an experimental computer / 400992 Rabtahwati Ismail Kuala Lumpur : UTM,1979The project is concerned about designing an arithmetic logic unit for an experimental computer. The term experimental means that the computer is aimed to be used for educational aid hence the computer operates at a low speed. Together with the control unit which is done by another student, this experimental computer can obey a simple program. The basic concept of a computer is strictly outlined in chapter 1. In this chapter the overall diagram of the experimental computer is also explained. The principle od computer design have been outlined in chapters 2,3,4 and 5. Here we use the basic gates such as nand gates, flip-flops, RAM to implementing the logical design. This experimental computer is strictly follows the stored-program which is discussed in chapter 5. An example program which uses most of the instructions and occupy the biggest number that can be used is also explained.Thesis (Bachelor of Electrical Engineering) -- Universiti Teknologi Malaysia, 1979The project is concerned about designing an arithmetic logic unit for an experimental computer. The term experimental means that the computer is aimed to be used for educational aid hence the computer operates at a low speed. Together with the control unit which is done by another student, this experimental computer can obey a simple program. The basic concept of a computer is strictly outlined in chapter 1. In this chapter the overall diagram of the experimental computer is also explained. The principle od computer design have been outlined in chapters 2,3,4 and 5. Here we use the basic gates such as nand gates, flip-flops, RAM to implementing the logical design. This experimental computer is strictly follows the stored-program which is discussed in chapter 5. An example program which uses most of the instructions and occupy the biggest number that can be used is also explained.575859PRZSLComputer arithmetic and logic units |
| spellingShingle | Computer arithmetic and logic units 400992 Rabtahwati Ismail Design of an arithmetic logic unit for an experimental computer / |
| title | Design of an arithmetic logic unit for an experimental computer / |
| title_full | Design of an arithmetic logic unit for an experimental computer / |
| title_fullStr | Design of an arithmetic logic unit for an experimental computer / |
| title_full_unstemmed | Design of an arithmetic logic unit for an experimental computer / |
| title_short | Design of an arithmetic logic unit for an experimental computer / |
| title_sort | design of an arithmetic logic unit for an experimental computer |
| topic | Computer arithmetic and logic units |
| work_keys_str_mv | AT 400992rabtahwatiismail designofanarithmeticlogicunitforanexperimentalcomputer |