Switch-level timing simulation of MOS VLSI circuits /
16
Main Author: | Rao, Vasant B. |
---|---|
Format: | |
Published: |
Boston: Kluwer Academic Pub.,
1989
|
Subjects: |
Similar Items
-
Design of MOS VLSI circuits for telecommunications/
by: Tsividis, Yannis, et al.
Published: (1985) -
The bounding approach to VLSI circuit simulation/
by: 378538 Zukowski, Charles A.
Published: (1986) -
Timing verification and performance improvement of MOS VLSI designs / [mikrofilem]
by: 400592 Jouppi, Norman Paul -
Relaxation techniques for the simulation of VLSI circuits/
by: White, Jacob K., et al.
Published: (1987) -
Design and test techniques for VLSI and WSI circuits /
by: Massara, R. E.
Published: (1989)