Analog CMOS Voltage Controlled Oscillator (VCO) in Phase Locked Loop (PLL) /

Analog CMOS Voltage Controlled Oscillator (VCO) in Phase Locked Loop (PLL) /

Project Paper (Sarjana Muda Kejuruteraan Elektrik - Elektronik)) - Universiti Teknologi Malaysia, 2005

Bibliographic Details
Main Author:	226079 Khaw, Vern Shyn
Format:
Language:	eng
Published:	Skudai : Universiti Teknologi Malaysia, 2005
Subjects:	Voltage-controlled oscillators Phase-locked loops

Similar Items

Design of 477MHZ mixed signal phase - locked loop (PLL) for CMOS RF transceiver /
by: Nurul'ain Fadzli, et al.
Published: (2007)

Design of phase detector and frequency divider in phase-locked loop (PLL) /
by: 286726 Charlene Isabella Raynold, et al.
Published: (2007)

VLSI implementation of analog phase detector in phase-locked loop /
by: 352558 Nooraini Naim
Published: (2006)

Phase-locked loops & their application/
by: Lindsey, William C., et al.
Published: (1978)

Design methodology for RF CMOS phase locked loops /
by: 414475 Quemada, Carlos, et al.
Published: (2009)

Design of phase-locked loop circuits, with experiments/
by: 186418 Berlin, Howard M.
Published: (1978)

Built-in self test for phase-locked loop /
by: 391738 Goh, Alvin Shing Chye, et al.
Published: (2008)

Phase-locked loops : design, simulation, and applications /
by: 204011 Best, Roland E.
Published: (2007)

Phase-locked loops : application to coherent receiver design/
by: 243895 Blanchard, Alain
Published: (1976)

Design of 25MHz digital phase locked loop /
by: 171108 Ng, Sze Keat
Published: (2005)

Industrial electronics experiments : phase locked loop - some applications /
by: 352629 Muhamad Irwan Abdol Ghani
Published: (2006)

Phase-lock basics /
by: 427879 Egan, William F.
Published: (2007)

Advanced phase-lock techniques /
by: 213321 Crawford, James A.
Published: (2008)

Digital phase lock loops : architectures and applications /
by: 216272 Al-Araji, Saleh R., et al.
Published: (2006)

Digital and analog phase lock loops : analysis and applications to digital communication systems / [mikrofilem]
by: 334676 Weinberg, Aaron

Merekabentuk penjana isyarat menggunakan pensintesis frekuensi dengan pll /
by: 429451 Arni Kesumawati Hasan
Published: (2000)

Merekabentuk penjana isyarat menggunakan pensintesis frekuensi dengan pll [microfilm] /
by: Arni Kesumawati Hasan
Published: (2000)

Design & implementation (VLSI) of an all digital phase locked loop (ADPLL) /
by: 226132 Chrishanton Vethanayagam
Published: (2005)

Phase-locked loop circuit design /
by: 418420 Wolaver, Dan H.
Published: (1991)

IC design of phase-locked loop in three-layer multi-gas sensing system
by: Nie, Yanqi
Published: (2025)

Digital PLL frequency synthesizers : theory and design/
by: 420487 Rohde, Ulrich L.
Published: (1983)

Frequency synthesis by phase lock/
by: 427879 Egan, William F.
Published: (1981)

Design & implementation (FPGA) of an all digital phase locked loop (ADPLL) /
by: 226038 Krishnan Koma Dhoray
Published: (2005)

VLSI implementation of 477MHz CMOS ring voltage controlled oscillator /
by: 371029 Eva Azelia Salleh
Published: (2006)

A 23.4 mW -72-dBc reference spur 40 GHz CMOS PLL featuring a spur-compensation phase detector
by: Liang, Yuan, et al.
Published: (2022)

Nonlinear estimation theory and phase-lock loops.
by: Eterno, John S
Published: (2012)

Frequency synthesizer design for channelized communications /
by: 291767 Zahila Abu Hahan
Published: (1999)

A 93.4–104.8-GHz 57-mW fractional- N cascaded PLL with true in-phase injection-coupled QVCO in 65-nm CMOS technology
by: Yi, Xiang, et al.
Published: (2020)

A low jitter programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop
by: Perrott, Michael H., et al.
Published: (2010)

A 40 GHz CMOS PLL with -75-dBc reference spur and 121.9-fs rms jitter featuring a quadrature sampling phase-frequency detector
by: Liang, Yuan, et al.
Published: (2022)

A TDC-less all-digital phase locked loop for medical implant applications
by: Palaniappan, Arjun Ramaswami, et al.
Published: (2021)

Implementation of phase locked loop in digital signal processing /
by: 229433 Tan, Jo Lynn, et al.
Published: (2005)

A 0.0186 mm2, 0.65 V supply, 9.53 ps RMS jitter all-digital PLL for medical implants
by: Palaniappan, Arjun Ramaswami, et al.
Published: (2021)

Voltage-Controlled Oscillator (VCO) design used in Phased-Locked Loops (PLLs) based on CMOS process
by: Teuu, Chian Hin.
Published: (2008)

The design of 900MHZ ring - VCO (Voltage Controller Oscillator) using 0. 25um CMOS technology /
by: 229530 Ooi, Pei Chiao, et al.
Published: (2005)

A 2.6–3.4 ghz fractional-N sub-sampling phase-locked loop using a calibration-free phase-switching-sub-sampling technique
by: Liang, Zhipeng, et al.
Published: (2019)

Laser communication by using phase-locked loop ... [et al.] / [mikrofilem]
by: Hasri Haris, et al.
Published: (1998)

A Method for Eliminating Skew Introduced by Non-Uniform Buffer Delay and Wire Lengths in Clock Distribution Trees
by: Wu, Henry M.
Published: (2004)

Solar, wind and their hybridization integration for multi-machine power system oscillation controllers optimization: a review
by: Sabo, Aliyu, et al.
Published: (2023)

A study of locking Phenomena in Oscillators /
by: 433077 Adler, Robert