8-Bit X-Bit multiplier with testability features [electronic resource] /
Project Paper (Sarjana Muda Kejuruteraan (Elektrik - Elektronik)) - Universiti Teknologi Malaysia, 2007
Main Authors: | 260983 Wong, Yin Yin, Fakulti Kejuruteraan Elektrik |
---|---|
Format: | |
Published: |
2007
|
Subjects: |
Similar Items
-
8-Bit X-Bit multiplier with testability features /
by: 260983 Wong, Yin Yin, et al.
Published: (2007) -
VLSI design of 8X8 BIT unsigned parallel multiplier using L.DADDA reduction tree method [electronic resource /
by: 400179 Fadzlan Mohamad, et al.
Published: (2004) -
16-bit VLSI multiplier/
by: 218799 Teo, Han Leong
Published: (1990) -
VLSI design of 8X8 BIT unsigned parallel multiplier using L. Dadda reduction tree method /
by: 400179 Fadzlan Mohamad, et al.
Published: (2004) -
16-bit VLSI multiplier [microfilm] /
by: 218799 Teo, Han Leong
Published: (1990)