Interconnect delay and routing in nanometer VLSI [electronic resource] /
Thesis (Sarjana Kejuruteraan (Elektrik - Komputer dan Mikroeletronik)) - Universiti Teknologi Malaysia, 2008
Main Authors: | 461480 Kuay, Chong Lee, Mohamed Khalil Mohd. Hani, supervisor, Universiti Teknologi Malaysia. Fakulti Kejuruteraan Elektrik |
---|---|
Format: | |
Language: | eng |
Published: |
Skudai : Universiti Teknologi Malaysia,
2008
|
Subjects: |
Similar Items
-
Interconnect delay and routing in nanometer VLSI /
by: 461480 Kuay, Chong Lee, et al.
Published: (2008) -
Optimization of routing algorithm for interconnect delay in ultra large scale interation designs /
by: 175489 Nasir Shaikh Husin, et al.
Published: (2008) -
Optimization of routing algorithm for interconnect delay in ultra large scale interation designs [electronic resource] /
by: 175489 Nasir Shaikh Husin, et al.
Published: (2008) -
Interconnect noise optimization in nanometer technologies /
by: 203206 Elgamel, Mohamed, et al.
Published: (2006) -
Nanometer technology designs : high quality delay tests /
by: Tehranipoor, Mohammad H., 1974-, et al.
Published: (2008)