Verilog design of bist on AE256 processor core with FPGA implementation [electronic resources] /
Thesis ( Sarjana Kejuruteraan (Elektrik - Komputer dan Mikroelektronik) ) - Universiti Teknologi Malaysia, 2008
Autors principals: | Hew, Kean Yung, 1981-, Fakulti Kejuruteraan Elektrik |
---|---|
Format: | |
Publicat: |
2008
|
Matèries: |
Ítems similars
-
Verilog design of bist on AES256 processor core with FPGA implementation /
per: Hew, Kean Yung, 1981-, et al.
Publicat: (2008) -
Verilog design of A 256-BIT AES crypto processor core /
per: 246310 Lai, Yit Pin
Publicat: (2007) -
Verilog design of A 256-BIT AES crypto processor core [electronic resource] /
per: 246310 Lai, Yit Pin
Publicat: (2007) -
FPGA prototyping by verilog examples : xilinx spartan-3 version /
per: 234337 Chu, Pong P.
Publicat: (2008) -
Digital System Design with FPGA : Implementation using Verilog and VHDL /
per: author, et al.
Publicat: (2017)