VHDL module generator [UTM journal article] : a rapid-prototyping design entry tool for digital ASICS /
PSZJBL
Main Authors: | Mohamed Khalil Mohd. Hani 608642, Koay, Kah Hoe 370048 |
---|---|
Format: | |
Language: | eng |
Subjects: | |
Online Access: | http://www.psz.utm.my/sla/billing/login.asp?id=9696 |
Similar Items
-
A VHDL module generator for fast prototyping of multimedia data processing ASICs /
by: Mohamed Khalil Mohd. Hani 608642, et al.
Published: (1999) -
Development of a rapid-prototyping VHDL design environment with test case implementation of a JPEG decompression module /
by: 370048 Koay, Kah Hoe
Published: (2000) -
Starter's guide to digital systems VHDL and verilog design /
by: Mohamed Khalil Mohd. Hani 608642
Published: (2007) -
A JPEG decompression Asic module designed using a VHDL module generator [UTM journal article] /
by: Mohamed Khalil Mohd. Hani 608642, et al. -
A VHDL primer /
by: 305952 Bhasker, J.
Published: (1999)