Development of single board computer based on 32-bit 5-stage pipeline RISC processor [electronic resource /
Thesis (Sarjana Kejuruteraan Elektrik (Sistem Komputer Mikroelekronik)) - Universiti Teknologi Malaysia, 2009
Main Authors: | Koay Boon Wooi, 1983-, Fakulti Kejuruteraan Elektrik |
---|---|
Format: | |
Language: | eng |
Published: |
2009
|
Subjects: |
Similar Items
-
Development of single board computer based on 32-bit 5-stage pipeline RISC processor /
by: Koay Boon Wooi, 1983-, et al.
Published: (2009) -
16-bit RISC CPU design of single board computer (UTMSBC) /
by: 263466 Sherrin Noi, et al.
Published: (2008) -
Design of the 16 - bit pipeline risc processor in FPGA /
by: 226231 Loo, Ai Choo, et al.
Published: (2005) -
Test program generation of simple 16-bit reduced instruction set computer (RISC) microprocessor /
by: 521700 Mohd. Syafiq Suhairi, et al.
Published: (2010) -
Testing of reduced instruction set computer (RISC) microprocessor /
by: 515533 R.Logesh Raj Rajumanikam, et al.
Published: (2009)