Analysis on layout dependent defects of CMOS digital circuit /
Thesis (Master of Electrical Engineering) - Universiti Teknologi Malaysia, 1999
Main Author: | 355675 Norlaili Mat Safri |
---|---|
Format: | |
Language: | eng |
Published: |
Skudai : Universiti Teknologi Malaysia,
1999
|
Subjects: |
Similar Items
-
CMOS circuit design, layout, and simulation /
by: Baker, R. Jacob, 1964-, et al.
Published: (2008) -
CMOS : Circuit Design, Layout, and Simulation /
by: Baker, R. Jacob, 1964-, author
Published: (2019) -
CMOS : circuit design, layout, and simulation /
by: Baker, R. Jacob, 1964-
Published: (c201) -
Testing for small-delay defects in nanoscale CMOS integrated circuits /
by: Goel, Sandeep K., et al.
Published: (2014) -
Transient-induced latchup in CMOS integrated circuits /
by: 431120 Ker, Ming-Dou, et al.
Published: (2009)