Power-aware system-on-chip test scheduling based on enhanced rectangle packing algorithm [electronic resource] /

Power-aware system-on-chip test scheduling based on enhanced rectangle packing algorithm [electronic resource] /

Thesis (Sarjana Kejuruteraan (Elektrik - Elektronik dan Telekomunikasi)) - Universiti Teknologi Malaysia, 2010

Bibliographic Details
Main Author:	Sua, Jia Pao, 1984-
Format:
Language:	eng
Published:	2010
Subjects:	Systems on a chip Integrated circuits

Similar Items

Power-aware system-on-chip test scheduling based on enhanced rectangle packing algorithm /
by: Sua, Jia Pao, 1984-, et al.
Published: (2010)

Power-aware system-on-chip test scheduling based on enhanced rectangle packing algorithm
by: Sua, Jia Pao
Published: (2010)

Power-aware system-on-chip test scheduling using enhanced rectangle packing algorithm
by: Chia, Yee Ooi, et al.
Published: (2012)

SoC test scheduling algorithm using enhanced rectangle packing [electronic resource] /
by: Lee, Siaw Chen, 1983-, et al.
Published: (2009)

SoC test scheduling algorithm using enhanced rectangle packing /
by: Lee, Siaw Chen, 1983-, et al.
Published: (2009)

Congestion-aware wireless network-on-chip for high-speed communication
by: M. Devanathan, et al.
Published: (2020-01-01)

Network-on-chip non-preemptive test scheduling [electronic resource] /
by: Mohd. Syafiq Mispan, 1984-
Published: (2010)

Low-power processors and systems on chips /
by: 430777 Piguet, Christian
Published: (2006)

Introduction to advanced system-on-chip test design and optimization /
by: 229912 Larsson, Erik
Published: (2005)

Adaptive techniques for mixed signal system on chip /
by: 227353 Fayed, Ayman, et al.
Published: (2006)

An efficient parallel algorithms for rectangle and midpoint methods on sequent S27 system [UTM journal article] /
by: 432954 Mohamed Othman, et al.

VLSI-SOC, from systems to chips : IFIP TC 10/ WG 10.5 Twelfth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2003), December 1-3, 2003, Darmstadt, Germany /
by: IFIP TC 10/WG 10.5 International Conference on Very Large Scale Integration (12th : 2003 : Darmstadt, Germany), et al.
Published: (2006)

A novel buffering fault‐tolerance approach for network on chip (NoC)
by: Nima Jafarzadeh, et al.
Published: (2023-07-01)

System-on-chip for real-time applications /
by: Badawy, Wael, et al.
Published: (2003)

Wireless network-on-chip: a survey
by: Shuai Wang, et al.
Published: (2014-04-01)

A novel self‐timing CMOS first‐edge take‐all circuit for on‐chip communication systems
by: Saleh Abdelhafeez, et al.
Published: (2023-07-01)

Embedding delay‐based physical unclonable functions in networks‐on‐chip
by: Prasad Nagabhushanamgari, et al.
Published: (2021-01-01)

On-chip communication architectures : system on chip interconnect /
by: 367191 Pasricha, Sudeep, et al.
Published: (2008)

Congestion aware low power on chip protocols with network on chip with cloud security
by: Suresh Ponnan, et al.
Published: (2022-09-01)

Network-on-chip non-preemptive test scheduling /
by: Mohd. Syafiq Mispan, 1984-, et al.
Published: (2010)

SoC test scheduling algorithm using enhanced rectangle packing
by: Lee, Siaw Chen
Published: (2009)

Hybrid superconducting photonic-phononic chip for quantum information processing
by: Xin-Biao Xu, et al.
Published: (2022-09-01)

Network partitioning and IP placement in network on chip [electronic resource] /
by: Asrani Lit, 1984-
Published: (2012)

On-chip communication system modeling approach for reability analysis focusing on functional failures
by: Forooshani, Arash Abtahi
Published: (2012)

Silicon circuits for chip‐to‐chip communications in multi‐socket server board interconnects
by: Miltiadis Moralis‐Pegios, et al.
Published: (2021-04-01)

Novel Q-factor enhancement technique for on-chip spiral inductors and its application to CMOS low-noise amplifier designs
by: Meng, Fanyi, et al.
Published: (2016)

GaAs-Based Serial-Input-Parallel-Output Interfaces for Microwave Core-Chips
by: Chiara Ramella, et al.
Published: (2021-12-01)

Design and modeling of on-chip planar capacitor for RF application [electronic resource] /
by: 413932 Mariyatul Qibthiyah Mohd. Noor
Published: (2006)

Ultra-thin chip technology and applications /
by: Burghartz, Joachim N.
Published: (c201)

Processor design : system-on-chip computing for ASICs and FPGAs /
by: Nurmi, Jari
Published: (2007)

Integrated Chip Technologies for Microwave Photonics
by: QIAN Guang, et al.
Published: (2019-04-01)

System integration : from transistor design to large scale integrated circuits /
by: Hoffmann, Kurt, 1951-
Published: (2004)

Advances in Embedded and Fan-Out Wafer-Level Packaging Technologies /
by: Keser, Beth, 1971-, editor, et al.
Published: (2019)

In‐memory multibit multiplication and accumulation based on an automatic pulse generation circuit
by: Su Bai, et al.
Published: (2023-11-01)

Hybrid Systems-in-Foil—Combining the Merits of Thin Chips and of Large-Area Electronics
by: Joachim N. Burghartz, et al.
Published: (2019-01-01)

Microfluidic PCR Chips
by: Jingdong Chen, et al.
Published: (2011-12-01)

TEST BENCH FOR STUDYING CHARACTERISTICS OF INTEGRATED CIRCUIT CHIPS OF SECONDARY REGULATED CHARGE PUMP POWER SUPPLY
by: V. K. Bityukov, et al.
Published: (2016-06-01)

Thermal-safe system-on-chip test scheduling using dynamic voltage and frequency scaling /
by: Hasliza Hassan 1983-, author 257876, et al.
Published: (2018)

Atom chips /
by: Reichel, Jakob, et al.
Published: (2011)

Review of Network on Chip Routing Algorithms
by: Khurshid Ahmad, et al.
Published: (2020-12-01)