Anfonwch hwn fel neges destun: The RTL design of 32-bit RISC processor using verilog HDL /