A low latency NoC router supporting routing adaptivity /

A low latency NoC router supporting routing adaptivity /

Thesis (Sarjana Kejuruteraan (Elektrik - Komputer dan Sistem Mikroelektronik)) - Universiti Teknologi Malaysia, 2012

Bibliographic Details
Main Authors:	Gwee, Yong Chun, 1982-, Muhammad Nadzir Marsono, supervisor, Fakulti Kejuruteraan Elektrik
Format:
Language:	eng
Published:	2012
Subjects:	Networks on a chip

Similar Items

A low latency NoC router supporting routing adaptivity [electronic resource] /
by: Gwee, Yong Chun, 1982-
Published: (2012)

Network-on-chip (NOC) wormhole router design /
by: Kuan, Wai Chong, 1985-, et al.
Published: (2009)

Adaptive look ahead routing for low latency network on chip /
by: Nadera Najib Qaid Al-Areqi, 1989- author, et al.
Published: (2014)

Enhanced wormhole router and network adapter architectures with virtual circuit support for network on chip /
by: Wang, Hsin Wey, 1982-, et al.
Published: (2011)

Adaptive look ahead routing for low latency network on chip [electronic resource] /
by: Nadera Najib Qaid Al-Areqi, 1989- author, et al.
Published: (2014)

Network-on-chip (NOC) wormhole router design [electronic resource] /
by: Kuan, Wai Chong, 1985-
Published: (2009)

Development of a wormhole router archicture for network on chip
by: Lee, Cheen Kok, 1982-, et al.
Published: (2009)

Network-on-chip fault detection and router self-test /
by: Wan Mohd. Amir Haris Wan Sallehuddin, 1986- author, et al.
Published: (2014)

Asynchronous-logic QDI quad-rail sense-amplifier half-buffer approach for NoC router design
by: Ho, Weng-Geng, et al.
Published: (2019)

Network-on-chip fault detection and router self-test [electronic resource] /
by: Wan Mohd. Amir Haris Wan Sallehuddin, 1986- author, et al.
Published: (2014)

Low latency cipher for hardware-based memory protection unit for application in system-on-chip root-of-trust /
by: Siti Nadhirah Zainurin, 1995-, author 633535, et al.
Published: (2021)

Enhanced wormhole router and network adapter architectures with virtual circuit support for network on chip [electronic resources] /
by: Wang, Hsin Wey, 1982-
Published: (2011)

Development of a wormhole router archicture for network on chip
by: Lee, Cheen Kok, 1982-, et al.
Published: (2009)

Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique
by: Alireza Monemi, et al.
Published: (2015-01-01)

A novel buffering fault‐tolerance approach for network on chip (NoC)
by: Nima Jafarzadeh, et al.
Published: (2023-07-01)

An enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array /
by: Alireza Monemi, 1983-, author 511782, et al.
Published: (2016)

Interconnect-centric design for advanced SoC and NoC /
by: Nurmi, Jari
Published: (2004)

ParRouting: An Efficient Area Partition-Based Congestion-Aware Routing Algorithm for NoCs
by: Juan Fang, et al.
Published: (2020-11-01)

Network-on-chip network adapter /
by: Mohd. Farhan Sha'ari, 1983-, et al.
Published: (2009)

ArSMART : an improved SMART NoC design supporting arbitrary-turn transmission
by: Chen, Hui, et al.
Published: (2022)

Research on Clock Synchronization of Data Acquisition Based on NoC
by: Chaoyong Meng, et al.
Published: (2024-06-01)

Low-latency hierarchical routing of reconfigurable neuromorphic systems
by: Samalika Perera, et al.
Published: (2025-02-01)

A Novel 3D Mesh-Based NoC Architecture for Performance Improvement
by: Navid Habibi, et al.
Published: (2022-06-01)

The performance evaluation of link-sharing method of buffer in NoC router
by: Fukase, Naohisa, et al.
Published: (2013)

Algorithms for reconfiguring NoC-based fault-tolerant multiprocessor arrays
by: Wu, Jigang, et al.
Published: (2020)

An Efficient Algorithm for Mapping Deep Learning Applications on the NoC Architecture
by: Zeeshan Ali Khan, et al.
Published: (2022-03-01)

MARCO : a high-performance task mapping and routing co-optimization framework for point-to-point NoC-based heterogeneous computing systems
by: Chen, Hui, et al.
Published: (2022)

An Optimized Nature-Inspired Metaheuristic Algorithm for Application Mapping in 2D-NoC
by: Saleha Sikandar, et al.
Published: (2021-07-01)

Design of a high-throughput distributed shared-buffer NoC router
by: Ramanujam, Rohit Sunkam, et al.
Published: (2012)

Novel Bi-UWB on-Chip Antenna for Wireless NoC
by: Hafedh Ibrahim Gaha, et al.
Published: (2022-01-01)

Network partitioning and IP placement in network on chip /
by: Asrani Lit, 1984-, et al.
Published: (2012)

Network on chip prototyping and emulation /
by: Tay, Huey Fen, 1983-, et al.
Published: (2010)

Network-on-chip non-preemptive test scheduling /
by: Mohd. Syafiq Mispan, 1984-, et al.
Published: (2010)

Floorplaning methodology for network on chip /
by: Chia, Ie Chen, 1981-, et al.
Published: (2012)

Emulation platform for network-on-chip /
by: Ee, Sze Hui, 1983-, et al.
Published: (2012)

Network-on-chip mesh topology modeling and performance analysis /
by: Siti Aisah Junos @ Yunus, 1982-, et al.
Published: (2009)

Fast and cycle-accurate simulation of RTL NoC designs using test-driven cellular automata
by: Seok, Moon Gi, et al.
Published: (2021)

Histogram of oriented gradient feature extraction on multi-core system-on-chip /
by: Suen, Sze Mun, 1992-, author, et al.
Published: (2016)

NoC simulation steered by NEST: McAERsim and a Noxim patch
by: Markus Robens, et al.
Published: (2024-06-01)

Energy-aware task scheduling for streaming applications on NoC-based MPSoCs
by: Suhaimi Abd Ishak, et al.
Published: (2024-06-01)