Finite impulse response filter design on distributed arithmetic architecture /
Thesis (Sarjana Kejuruteraan (Elektrik - Elektronik dan Telekomunikasi)) - Universiti Teknologi Malaysia, 2012
Main Authors: | Muhamad Iqbal Abu Zaharin, 1983-, Mohamed Khalil Hani, supervisor, Fakulti Kejuruteraan Elektrik |
---|---|
Format: | |
Language: | eng |
Published: |
2012
|
Subjects: |
Similar Items
-
Finite impulse response filter design on distributed arithmetic architecture [electronic resource] /
by: Muhamad Iqbal Abu Zaharin, 1983-
Published: (2012) -
Finite impulse response (FIR) digital filter implementation using altera (FPGA) /
by: 260851 Mohd. Bakhtiar Abu Bakar
Published: (1999) -
Systolic array architecture and its application in finite impulse response filter design /
by: Ezdiani Idayu Kadir, 1981-, et al.
Published: (2013) -
Implementing digital finite impulse response filter using FPGA
by: Razak, Abdul Hadi Abdul, et al.
Published: (2007) -
High-performance digital filter in FPGA /
by: Siti Suhaila Mohd. Yusof, 1984-, et al.
Published: (2013)