Systolic array architecture and its application in finite impulse response filter design /

Systolic array architecture and its application in finite impulse response filter design /

Thesis (Sarjana Kejuruteraan (Elektrik - Elektronik dan Telekomunikasi)) - Universiti Teknologi Malaysia, 2013

Bibliographic Details
Main Authors:	Ezdiani Idayu Kadir, 1981-, Mohamed Khalil Mohd. Hani, supervisor, Fakulti Kejuruteraan Elektrik
Format:
Language:	eng
Published:	2013
Subjects:	Electric filters Computer algorithms

Similar Items

Systolic array architecture and its application in finite impulse response filter design [electronic resource] /
by: Ezdiani Idayu Kadir, 1981-
Published: (2013)

Design of optimum finite impulse response linear phase digital filters/
by: 253514 Abang Jamari Salim
Published: (1984)

Finite impulse response filter design on distributed arithmetic architecture /
by: Muhamad Iqbal Abu Zaharin, 1983-, et al.
Published: (2012)

31 taps positive symmetrical finite impulse response (FIR) digital filter /
by: 405131 Yew, Eng Sum
Published: (2002)

VLSI design of infinite impulse response (IIR) digital filter /
by: 264236 Low, Sher Fun
Published: (1990)

Implementation of full systolic-array architecture on FPGA for image filtering application /
by: Tew, Yan Fen, 1991-, et al.
Published: (2015)

Design and Simulation of an Infinite Impulse Response Filter with Memristor
by: Ahmad Maleki, et al.
Published: (2024-02-01)

Field Programmable Gate Array (FPGA) Implementation of a Multi-Symbol Detection Algorithm with Reduced Matching Branches and Multiplexed Finite Impulse Response (FIR) Filters
by: Kai Hong, et al.
Published: (2025-02-01)

A New Optimal Shortening Algorithm of the Channel Impulse Response for DMT Modulation Systems
by: Yin Changchuan Yue Guangxin
Published: (1998-01-01)

Design of low‐pass and band‐pass infinite impulse response maximally flat stable digital differentiators
by: Huoping Yi, et al.
Published: (2022-04-01)

Design a digital finite impulse response (FIR) zero-forcing linear equalizer (ZF-LE) [microfilm] /
by: Loh, Shin Wah
Published: (2002)

Finite impulse response filter design on distributed arithmetic architecture [electronic resource] /
by: Muhamad Iqbal Abu Zaharin, 1983-
Published: (2012)

Implementation of full systolic-array architecture on FPGA for image filtering application [electronic resource] /
by: Tew, Yan Fen, 1991-, et al.
Published: (2015)

Hardware acceleration of 2D convolution using systolic array /
by: Wong, Xue Yuan, 1991-, author, et al.
Published: (2015)

Design of finite impulse response filters with reduced group delays and active/robust array beamformers
by: Liu, Yongzhi
Published: (2008)

Systolic arrays/
by: International Workshop on Systolic Array (1st : 1986 : Oxford), et al.
Published: (1987)

High-performance digital filter in FPGA /
by: Siti Suhaila Mohd. Yusof, 1984-, et al.
Published: (2013)

Partial-update adaptive filters and adaptive signal processing : design, analysis and implementation /
by: 404886 Dogancay, Kutluyil
Published: (2008)

Filter synthesis using genesys S/Filter /
by: Rhea, Randall W., author
Published: (2014)

Minimax design of nonnegative finite impulse response filters
by: Lai, Xiaoping, et al.
Published: (2014)

Parallel algorithms in image filtering
by: Raimondas Čiegis, et al.
Published: (2005-12-01)

Implementing digital finite impulse response filter using FPGA
by: Razak, Abdul Hadi Abdul, et al.
Published: (2007)

Automated synthesis of integrated microwave LC-filters layouts with passband losses minimization
by: V. V. Erokhin, et al.
Published: (2023-11-01)

Low Power Systolic Array Based Digital Filter for DSP Applications
by: S. Karthick, et al.
Published: (2015-01-01)

Filter design and evaluation/
by: 314663 Hansell, Grant E.
Published: (1969)

DESIGN OF BAND-PASS FILTERS WITH NON-EQUIRIPPLE FREQUENCY RESPONSES
by: Evgeniy N. Chervinskiy
Published: (2019-07-01)

Built-in self-test method at register transfer level design for finite impulse response filter, infinite impulse response filter and greatest common divisor calculator /
by: Muhammad Farhan Aris, 1983-, et al.
Published: (2010)

Study of a new fast adaptive filtering algorithm
by: WANG Zhen-li, et al.
Published: (2005-01-01)

VLSI architectures for dynamic time warping using systolic arrays /
by: 318625 Jutand, F., et al.

Plasmonic 2D nanopillar arrays in high index and gradient index medium for subtractive optical filtering
by: Bingi, Jayachandra, et al.
Published: (2016)

Microwave planar bandpass filter with improved upper stopband /
by: Mohd. Shahar Abdullah, 1979-, et al.
Published: (2013)

Electronic filter simulation & design /
by: 333505 Bianchi, Giovanni, et al.
Published: (2007)

Adaptive filtering : algorithms and practical implementation /
by: 384082 Diniz, Paulo Sergio Ramirez
Published: (1997)

LSM tree read-deletion operations optimization through the implementation of cuckoo filters
by: Humberto Cesar Villalta Valverde, et al.
Published: (2025-02-01)

Roundoff noise in cascade realization of finite impulse response digital filters.
by: Chan, David So Keung
Published: (2013)

Design automation and simulation of fixed/reconfigurable finite impulse response filters
by: Pang, Yuanchen.
Published: (2009)

Digital and Kalman filtering : an introduction to discrete-time filtering and optimum linear/
by: Bozic, S. M. (Svetozar Mile)
Published: (1979)

Error Characteristic Analysis and Filtering Algorithm for GNSS Time-Series Data
by: Hongli Zhang, et al.
Published: (2025-01-01)

A systolic array for convolution /
by: 348222 Harun Ismail, et al.

Quality improvement in air filter company /
by: Mohammad Akil Abdul Rahman, 1984-, et al.
Published: (2008)