Systolic array architecture and its application in finite impulse response filter design [electronic resource] /
Thesis (Sarjana Kejuruteraan (Elektrik - Elektronik dan Telekomunikasi)) - Universiti Teknologi Malaysia, 2013
Main Author: | Ezdiani Idayu Kadir, 1981- |
---|---|
Format: | |
Language: | eng |
Published: |
2013
|
Subjects: |
Similar Items
-
Systolic array architecture and its application in finite impulse response filter design /
by: Ezdiani Idayu Kadir, 1981-, et al.
Published: (2013) -
Design of optimum finite impulse response linear phase digital filters/
by: 253514 Abang Jamari Salim
Published: (1984) -
31 taps positive symmetrical finite impulse response (FIR) digital filter /
by: 405131 Yew, Eng Sum
Published: (2002) -
Finite impulse response filter design on distributed arithmetic architecture [electronic resource] /
by: Muhamad Iqbal Abu Zaharin, 1983-
Published: (2012) -
Implementation of full systolic-array architecture on FPGA for image filtering application [electronic resource] /
by: Tew, Yan Fen, 1991-, et al.
Published: (2015)