An evolvable block-based neural network architecture for embedded hardware /

An evolvable block-based neural network architecture for embedded hardware /

Thesis (Ph.D (Kejuruteraan Elektrik)) - Universiti Teknologi Malaysia, 2013

Bibliographic Details
Main Authors:	Vishnu Paramasivam, 1984-, Muhammad Nadzir Marsono, supervisor, Mohamed Khalil Mohd. Hani, supervisor, Fakulti Kejuruteraan Elektrik
Format:
Language:	eng
Published:	2013
Subjects:	Neural networks (Computer science)

Similar Items

An evolvable block-based neural network architecture for embedded hardware [electronic resource] /
by: Vishnu Paramasivam, 1984-
Published: (2013)

An evolvable block-based neural network architecture for embedded hardware
by: Paramasivam, Vishnu
Published: (2013)

Fast neural network architecture /
by: Choo, Kok Yang, 1984-, et al.
Published: (2012)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware /
by: Vishnu Paramasivam, 1984-, et al.
Published: (2009)

A hardware architecture of prewitt edge detection /
by: Aramesh Seif, 1980-, et al.
Published: (2009)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware [electronic resource] /
by: Vishnu Paramasivam, 1984-, et al.
Published: (2009)

Hardware architecture of histogram of oriented gradients /
by: Chu, Lisa Han Yun, 1986-, et al.
Published: (2013)

A hardware architecture of gaussian filter for digital image processing /
by: Mohammad Mohammadpoursalut, 1980-, et al.
Published: (2009)

A hardware architecture of stateless open digest spam fingerprinting unit /
by: Alireza Monemi, 1983-, et al.
Published: (2010)

Block-based neural network mapping on graphics processor unit /
by: Ong, Chin Tong, 1989-, author, et al.
Published: (2015)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array /
by: Jeevan Sirkunan, 1989- author, et al.
Published: (2015)

Gradient image generator hardware/software co-design /
by: Abbas Haghi, 1987-, et al.
Published: (2012)

Hardware acceleration of openSSL cryptographic function for high - performance internet security /
by: Mohamed Khalil Hani, author, et al.
Published: (2009)

Finger-vein biometric system implemented in an embedded hardware based programmable gate arrays /
by: Lee, Yee Hui, 1988-, et al.
Published: (2013)

Finger-vein biometric system implemented in an embedded hardware based on field programmable gate arrays /
by: Lee, Yee Hui, 1988-, et al.
Published: (2013)

Resource efficient embedded neural network on field programmable gate array /
by: Nasiruddin Nasirin, 19892-, author 607236, et al.
Published: (2017)

Resource-efficient embedded neural network on field programmable gate array /
by: Nasiruddin Nasirin, 19892-, author 607236, et al.
Published: (2017)

Hardware firewall on NetFPGA with automatic signatures generation /
by: Abdullah Abdulhameed Gumaan, 1987- , author, et al.
Published: (2012)

A hardware accelerator for network processing units /
by: Zaim Akmal Muhammad Alang, 1988-, author, et al.
Published: (2011)

Finger-vein biometric system implemented in an embedded hardware based programmable gate arrays [electronic resource] /
by: Lee, Yee Hui, 1988-, et al.
Published: (2013)

A microcode-based built-in self test and self-diagnosis modules for embedded memory in FPGA hardware /
by: Koh, Chee Yan, 1982-, et al.
Published: (2012)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
by: Paramasivam, Vishnu
Published: (2009)

Network traffic stream classificstiom on hardware- software nettpga platfrom /
by: Tey, Seng Rou, 1992-, author, et al.
Published: (2015)

An FPGA hardware architecture of Nilsimsa fingerprinting algorithm
by: Monemi, A., et al.
Published: (2011)

An FPGA hardware architecture of nilsimsa fingerprinting algorithm
by: Monemi, Alireza, et al.
Published: (2011)

A hardware accelerator for network processing units [electronic resource] /
by: Zaim Akmal Muhammad Alang, 1988-, author, et al.
Published: (2011)

Principal component analysis hardware acceleration /
by: Ng, Yee Wei, 1993-, author 629454, et al.
Published: (2020)

A High speed 2D convolution hardware module for image processing applications in hardware /
by: Baba, Beenal 1982-, et al.
Published: (2013)

Evolvable block-based neural networks for classification of driver drowsiness based on heart rate variability
by: Mohd. Hani, Mohamed Khalil, et al.
Published: (2012)

Hardware acceleration of secure hash algorithm 3 /
by: Ng, Lai Boon, 1992-, author 629460, et al.
Published: (2020)

Random forest hardware acceleration using FPGA for prediction /
by: Marie Micheline Pius, 1993-, author 610314, et al.
Published: (2018)

Neural network design with systemc /
by: Choo, Peng Wan, 1980-, et al.
Published: (2009)

An AES tightly coupled hardware accelerator in an FPGA-based Embedded processor core
by: Hani, Mohamed Khalil, et al.
Published: (2009)

APNAS: Accuracy-and-Performance-Aware Neural Architecture Search for Neural Hardware Accelerators
by: Paniti Achararit, et al.
Published: (2020-01-01)

An Analysis on the Architecture and the Size of Quantized Hardware Neural Networks Based on Memristors
by: Rocio Romero-Zaliz, et al.
Published: (2021-12-01)

Hardware Architecture of Stochastic Computing Neural Network
by: CHEN Yuhao, SONG Yinjie, ZHU Yanan, GAO Yunfei, LI Hongge+
Published: (2021-11-01)

Embedded system-on-chip architecture of atrial fibrillation classifier using stationary wavelet transform and artificial neural network /
by: Lim, Huey Woan, 1992- author, et al.
Published: (2018)

A circuit based Evolvable Hardware Architecture
by: Sanchez, Delano Christopher
Published: (2007)

A hardware/software co-design architecture of canny edge detection
by: Haghi, Abbas, et al.
Published: (2012)

A hardware/software co-design architecture of canny edge detection
by: Haghi, Abbas, et al.
Published: (2012)