Sub module constraint preservation for hierachical and synthesizable design [electronic resource] /
Project Paper (Sarjana Muda Kejuruteraan (Elektrik - Elektronik)) - Universiti Teknologi Malaysia, 2013
Main Author: | Fong, Soon Fei, 1989- , author |
---|---|
Format: | |
Language: | eng |
Published: |
2013
|
Subjects: |
Similar Items
-
Sub module constraint preservation for hierachical and synthesizable design /
by: Fong, Soon Fei, 1989- , author, et al.
Published: (2013) -
TENDENCIES IN THE CLASSIFICATION AND HIERACHIZATION OF TOURISM RESOURCES
by: M. BULAI, et al.
Published: (2015-04-01) -
TENDENCIES IN THE CLASSIFICATION AND HIERACHIZATION OF TOURISM RESOURCES
by: M. BULAI, et al.
Published: (2015-04-01) -
Synthesizable VHDL design for FPGAs /
by: Bezerra, Eduardo Augusto, et al.
Published: (c201) -
Hierachical integration of production : planning and scheduling /
by: 278697 Hax, Arnoldo C.