FPGA implementation a reconfigurable address generation unit for image processing applications /
Thesis (Sarjana Kejuruteraan (Elektrik - Komputer dan Mikroelektronik)) - Universiti Teknologi Malaysia, 2013
Main Authors: | Kam, Kok Horng, 1985-, Mohamed Khalil Hani, supervisor, Fakulti Kejuruteraan Elektrik |
---|---|
Format: | |
Language: | eng |
Published: |
2013
|
Subjects: |
Similar Items
-
FPGA implementation a reconfigurable address generation unit for image processing applications [electronic resource] /
by: Kam, Kok Horng, 1985-
Published: (2013) -
Reconfigurable address generation unit for 2D correlation in FPGA /
by: Heng, Ai Hoon, 1982-, et al.
Published: (2012) -
Reconfigurable address generation unit for 2D correlation in FPGA [electronic resource] /
by: Heng, Ai Hoon, 1982-
Published: (2012) -
Implementation of median image filter on FPGA /
by: Mahmud Muhamad, 1991-, et al.
Published: (2014) -
FPGA implementation of image processing 2D convolution for spatial filter /
by: Ng, Bee Yee, 1976-, et al.
Published: (2012)