Software-based self-testing for a risc processor /

Software-based self-testing for a risc processor /

Show other versions (1)

Thesis (Sarjana Kejuruteraan (Elektrik - Komputer dan Sistem Mikroelektronik)) - Universiti Teknologi Malaysia, 2014

Bibliographic Details
Main Authors:	Teh, Wee Meng, 1977- author, Ooi, Chia Yee, Fakulti Kejuruteraan Elektrik
Format:
Language:	eng
Published:	2014
Subjects:	Software engineering

Similar Items

Software-based self-testing for a risc processor /
by: Teh, Wee Meng, 1977- author, et al.
Published: (2014)

Software-based self-test with scan design at register transfer level for 16-bit RISC processor /
by: Ang, Kim Chuan, 1985-, et al.
Published: (2010)

Radiation hardened RISC-V processor
by: Gu, Haoteng
Published: (2022)

RISC processor in pipeline architecture /
by: 364117 Tsen, Yee Sun
Published: (2000)

Testing of reduced instruction set computer (RISC) microprocessor /
by: 515533 R.Logesh Raj Rajumanikam, et al.
Published: (2009)

Software-oriented approach to hardware-software co-simulation for an FPGA-based RISC extensible processor
by: Tham, Kwang Sheun
Published: (2010)

Software-in-the-loop testing for product testing software in label test process/
by: Tan, Chester Laurence Barcelon, 1992-, author 633538, et al.
Published: (2018)

A Web/Java simulator for RISC processor
by: Ang, Rachel Sue Cheng
Published: (2023)

Design of the 16 - bit pipeline risc processor in FPGA /
by: 226231 Loo, Ai Choo, et al.
Published: (2005)

RISC-V processor FPGA implementation
by: Tey, Jing Kai
Published: (2024)

Developing secure, ultra-low power RISC processor
by: Ang, Kai Jun
Published: (2023)

Developing secure, ultra-low power RISC processor
by: Lim, Jun Hao
Published: (2017)

Optimized Implementation of SM4 on AVR Microcontrollers, RISC-V Processors, and ARM Processors
by: Hyeokdong Kwon, et al.
Published: (2022-01-01)

Software-in-the-loop testing for product testing software in label test process/
by: Tan, Chester Laurence Barcelon, 1992-, author 633538
Published: (2018)

The RTL design of 32-bit RISC processor using verilog HDL /
by: Hafizul Hasni Manab, 1987-, et al.
Published: (2012)

Test program generation of simple 16-bit reduced instruction set computer (RISC) microprocessor /
by: 521700 Mohd. Syafiq Suhairi, et al.
Published: (2010)

Implementation of RISC-V Processor
by: Saiprathyusha P., et al.
Published: (2025-01-01)

Software Testing & Component-Based Software Engineering /
by: Bowden, Korbin, author 645652, et al.
Published: (2012)

Software-based self-test with scan design at register transfer level for 16-bit RISC processor [electronic resource] /
by: Ang, Kim Chuan, 1985-
Published: (2010)

Dynamic branch predictor for A 32-BIT risc processor core /
by: 486969 Nadia Akmal Mohd. Warid, et al.
Published: (2004)

A Survey of the RISC-V Architecture Software Support
by: Benjamin W. Mezger, et al.
Published: (2022-01-01)

Instruction set simulator development for altera NIOS 2 processor /
by: 374285 Ivan, Teh Fu Sun, et al.
Published: (2008)

Development of a risc processor based remote terminal unit (RTU)
by: Ng, Kwee Chye.
Published: (2008)

FPGA design using verilog - HDL of A 16 bit risc processor /
by: 226273 John, Ang @ Ang, Giap Yeow, et al.
Published: (2005)

Dynamic branch predictor for A 32-BIT risc processor core [electronic resource] /
by: 486969 Nadia Akmal Mohd. Warid, et al.
Published: (2004)

Risc processor in 3-bus architecture /
by: 355522 Tan, Shan Hui
Published: (2000)

Optimized Implementation of PIPO Block Cipher on 32-Bit ARM and RISC-V Processors
by: Youngbeom Kim, et al.
Published: (2022-01-01)

Application of RISC technology to image processing
by: Choe, Swee Yew.
Published: (2009)

IMPLEMENTATION OF SOFTWARE TESTING ON MYRAM WEB APPLICATION /
by: Atabak Kheirkhah, 1978-, author, et al.
Published: (2012)

IMPLEMENTATION OF SOFTWARE TESTING ON MYRAM WEB APPLICATION /
by: Atabak Kheirkhah, 1978-, author, et al.
Published: (2012)

Macro processors and techniques for portable software /
by: 406529 Brown, Peter J.
Published: (1974)

Software engineering & testing : an introduction /
by: 502203 Agarwal, B. B., et al.
Published: (2010)

Development of single board computer based on 32-bit 5-stage pipeline RISC processor /
by: Koay Boon Wooi, 1983-, et al.
Published: (2009)

RISC system/6000 : application catalogue
by: International Business Machines Corporation
Published: (1990)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL /
by: Lim, Jonie Joo Nee, 1978-, et al.
Published: (2008)

Development of single board computer based on 32-bit 5-stage pipeline RISC processor [electronic resource /
by: Koay Boon Wooi, 1983-, et al.
Published: (2009)

Generating Efficient Instruction Sequence for Software-Based Self-Testing of Processor Cores Using Reinforcement Learning
by: Jongseon Seo, et al.
Published: (2024-01-01)

Custom soft processor emulator MIPS-simulator
by: Farn, Shao Qiu
Published: (2014)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL [electronic resources] /
by: Lim, Jonie Joo Nee, 1978-, et al.
Published: (2008)

IEEE Computer Society real world software engineering problems : a self-study guide for todays software professional /
by: 201202 Naveda, J. Fernando, et al.
Published: (2006)