Hardware acceleration of 2D convolution using systolic array /
Thesis (Sarjana Kejuruteraan (Elektrik - Komputer dan Sistem Mikroelektronik)) - Universiti Teknologi Malaysia, 2015
Main Authors: | Wong, Xue Yuan, 1991-, author, Mohamed Khalil Mohd. Hani, supervisor, Fakulti Kejuruteraan Elektrik |
---|---|
Format: | |
Language: | eng |
Published: |
2015
|
Subjects: |
Similar Items
-
Hardware acceleration of 2D convolution using systolic array [electronic resource] /
by: Wong, Xue Yuan, 1991-, author
Published: (2015) -
A systolic array for convolution /
by: 348222 Harun Ismail, et al. -
Implementation of full systolic-array architecture on FPGA for image filtering application /
by: Tew, Yan Fen, 1991-, et al.
Published: (2015) -
Implementation of full systolic-array architecture on FPGA for image filtering application [electronic resource] /
by: Tew, Yan Fen, 1991-, et al.
Published: (2015) -
VLSI architectures for dynamic time warping using systolic arrays /
by: 318625 Jutand, F., et al.