Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array /
Thesis (Sarjana Kejuruteraan (Elektrik)) - Universiti Teknologi Malaysia, 2015
主要な著者: | Jeevan Sirkunan, 1989- author, Muhammad Nadzir Marsono, Fakulti Kejuruteraan Elektrik |
---|---|
フォーマット: | |
言語: | eng |
出版事項: |
2015
|
主題: |
類似資料
-
Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array [electronic resource] /
著者:: Jeevan Sirkunan, 1989- author
出版事項: (2016) -
Median, sobel and minimum filter architectures on field programmable gate arrays /
著者:: Ch'ng, Siew Sin, 等
出版事項: (2010) -
Network processing multi-processor system-on-chip on field programmable gate array /
著者:: Yiew, Kah Yee, 1994-, author, 等
出版事項: (2017) -
Adaptive proportional-integral-derivative controller on field programmable gate array /
著者:: Prak Yut Ee Luan, 1983-, author 642188, 等
出版事項: (2016) -
Hardware implementation of coordinate rotation digital computer in field programmable gate array /
著者:: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-, 等
出版事項: (2012)