Modeling of image processing algorithms for hardware-software co-simulation /

Modeling of image processing algorithms for hardware-software co-simulation /

Thesis (Sarjana Kejuruteraan (Elektrik - Komputer dan Sistem Mikroelektronik)) - Universiti Teknologi Malaysia, 2015

Detalhes bibliográficos
Main Authors:	Ibrahim Isa, 1991-, author, Rabia Bakhteri Jahangir Bakhteri, supervisor, Fakulti Kejuruteraan Elektrik
Formato:
Idioma:	eng
Publicado em:	2015
Assuntos:	Image processing Field programmable gate arrays

Registos relacionados

Modeling of image processing algorithms for hardware-software co-simulation [electronic resource] /
Por: Ibrahim Isa, 1991-, author, et al.
Publicado em: (2015)

Design and implementation of FGPA-based floating point math hardware module /
Por: Chen, Kean Tack, 1989- , author, et al.
Publicado em: (2013)

FPGA based automated hardware verification system /
Por: Kee, Woei Chee , author, et al.
Publicado em: (2009)

Hardware implementation of coordinate rotation digital computer in field programmable gate array /
Por: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-, et al.
Publicado em: (2012)

A microcode-based built-in self test and self-diagnosis modules for embedded memory in FPGA hardware /
Por: Koh, Chee Yan, 1982-, et al.
Publicado em: (2012)

Hardware-based genetic algorithm implementation in field programmable gate arrays /
Por: Sathivellu Balakrishnan, 1985-, et al.
Publicado em: (2012)

Implementation of gray level CO - occurrence matrix on embedded system /
Por: Lau,Iris Jia Wen, 1990-, author, et al.
Publicado em: (2014)

Hardware/software system-on-chip co-verification platform based on logic-based environment for application programming interfacing /
Por: Teo, Hong Yap, 1990-, author, et al.
Publicado em: (2015)

Design and implementation of FGPA-based floating point math hardware module [electronic resource] /
Por: Chen, Kean Tack, 1989- , author
Publicado em: (2013)

Fast path / slow path network processing on netfpga /
Por: Seah, Jia Chen, 1991-, et al.
Publicado em: (2015)

High speed data logging on FPGA /
Por: Mohd. Hakim Jamdun Akirah, 1991-, et al.
Publicado em: (2014)

Hardware implementation of coordinate rotation digital computer in field programmable gate array [electronic resource] /
Por: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-
Publicado em: (2012)

A microcode-based built-in self test and self-diagnosis modules for embedded memory in FPGA hardware [electronic resource] /
Por: Koh, Chee Yan, 1982-
Publicado em: (2012)

Finger-vein biometric system implemented in an embedded hardware based programmable gate arrays /
Por: Lee, Yee Hui, 1988-, et al.
Publicado em: (2013)

Development of software interface for shortest path processor /
Por: 238780 Alagendra Prakash Jayaraman
Publicado em: (2001)

Finger-vein biometric system implemented in an embedded hardware based programmable gate arrays [electronic resource] /
Por: Lee, Yee Hui, 1988-, et al.
Publicado em: (2013)

Development of software interface for shortest path processor [microfilm] /
Por: Alagendra Prakash Jayaraman
Publicado em: (2001)

FPGA based data acquisition /
Por: Loh, Shu Ting, 1993- , author, et al.
Publicado em: (2017)

The Implementation of fast fourier transform (FFT) Radix-2 core processor using VHDL in FPGA-based hardware /
Por: Mohd. Nazrin Mohd. Yassin, et al.
Publicado em: (2004)

Implementation of openflow switch /
Por: Chang, Rebecca Swee Fun, 1988- , author, et al.
Publicado em: (2012)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller /
Por: Mohammed Isam Eldin Hassan Mohammed, 1995-, author 629533, et al.
Publicado em: (2020)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array /
Por: Jeevan Sirkunan, 1989- author, et al.
Publicado em: (2015)

An IEEE-754 compliant floating-point coordinate rotation digital computer coprocessor on field programmable gate array /
Por: Chen, Kean Tack, 1989-, author 607321, et al.
Publicado em: (2017)

Hardware-based genetic algorithm implementation in field programmable gate arrays [electronic resource] /
Por: Sathivellu Balakrishnan, 1985-
Publicado em: (2012)

FPGA generation of HEPWM waveform for a three phase inverter using newton raphson method /
Por: Muhammad Afiq Abdullah, 1988-, et al.
Publicado em: (2011)

Multi-core ladder rung processor on field programmable gate array /
Por: Yeap, Han Chien, 1990-, et al.
Publicado em: (2014)

Spartan XL FPGA implementation of VGA monitor display /
Por: 269030 Muhamed Harries Sazali, et al.
Publicado em: (2008)

The Implementation of fast fourier transform (FFT) Radix-2 core processor using VHDL in FPGA-based hardware [electronic resource] /
Por: Mohd. Nazrin Mohd. Yassin, et al.
Publicado em: (2004)

Memory management of PLC on field programmable gate array /
Por: Mohd. Zulhilmi Ramli, 1992-, author, et al.
Publicado em: (2015)

High speed Programmable Logic Controller (PLC) processor on Field Programmable Gate Array (FPGA) /
Por: Muhammad Hafizzie Borham, 1990- , author, et al.
Publicado em: (2013)

Median, sobel and minimum filter architectures on field programmable gate arrays /
Por: Ch'ng, Siew Sin, et al.
Publicado em: (2010)

Modbus gateway implementation on field programmable gate array /
Por: Liew, Tian Chin, 1994-, author, et al.
Publicado em: (2018)

Control system for FPGA based car navigation system /
Por: 268862 Mohd. Farid Omar, et al.
Publicado em: (2008)

Cryptographic algorithms on reconfigurable hardware /
Por: Rodriquez-Henriquez, Francisco
Publicado em: (2006)

Fingerprint-fingervein multimodal biometric authentication system on field programmable gate arry /
Por: Chong, Yew Hoe, 1992-, et al.
Publicado em: (2015)

Real-time starfruit maturity index classification on intel atom paltform /
Por: Tew, Wei Zhen, 1992- , author, et al.
Publicado em: (2015)

FPGA implementation of hepwn for cascaded multilevel inverter /
Por: Ahmed Majed ahmed Saif, 1990-, author, et al.
Publicado em: (2014)

Network processing multi-processor system-on-chip on field programmable gate array /
Por: Yiew, Kah Yee, 1994-, author, et al.
Publicado em: (2017)

Application of field programmable gate array to generate harmonic elimination pulse width modulation signal /
Por: Mohd. Shahril Affandi Abdul Mutallib, 1987-, et al.
Publicado em: (2011)

Advanced encryption standard architecture for IP security on NetFPGA/
Por: Loo, Hui Ru, 1988- , author, et al.
Publicado em: (2012)