An enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array /
| Hauptverfasser: | , , , |
|---|---|
| Format: | text |
| Sprache: | eng |
| Veröffentlicht: |
Johor Bahru, Johor : Universiti Teknologi Malaysia,
2016
|
| _version_ | 1826464737313947648 |
|---|---|
| author | Alireza Monemi, 1983-, author 511782 Muhammad Nadzir Marsono, supervisor 642192 Choi Chai Yee, supervisor 654614 Fakulti Kejuruteraan Elektrik 540663 |
| author_facet | Alireza Monemi, 1983-, author 511782 Muhammad Nadzir Marsono, supervisor 642192 Choi Chai Yee, supervisor 654614 Fakulti Kejuruteraan Elektrik 540663 |
| author_sort | Alireza Monemi, 1983-, author 511782 |
| collection | OCEAN |
| description | |
| first_indexed | 2024-03-05T15:23:58Z |
| format | text |
| id | KOHA-OAI-TEST:537657 |
| institution | Universiti Teknologi Malaysia - OCEAN |
| language | eng |
| last_indexed | 2024-12-08T04:34:13Z |
| publishDate | 2016 |
| publisher | Johor Bahru, Johor : Universiti Teknologi Malaysia, |
| record_format | dspace |
| spelling | KOHA-OAI-TEST:5376572024-12-02T07:39:51ZAn enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array / Alireza Monemi, 1983-, author 511782 Muhammad Nadzir Marsono, supervisor 642192 Choi Chai Yee, supervisor 654614 Fakulti Kejuruteraan Elektrik 540663 textJohor Bahru, Johor : Universiti Teknologi Malaysia,2016engIncludes bibliographical references. |
| spellingShingle | Alireza Monemi, 1983-, author 511782 Muhammad Nadzir Marsono, supervisor 642192 Choi Chai Yee, supervisor 654614 Fakulti Kejuruteraan Elektrik 540663 An enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array / |
| title | An enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array / |
| title_full | An enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array / |
| title_fullStr | An enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array / |
| title_full_unstemmed | An enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array / |
| title_short | An enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array / |
| title_sort | enhanced low latency network on chip router optimized for prototyping on field programmable gate array |
| work_keys_str_mv | AT alirezamonemi1983author511782 anenhancedlowlatencynetworkonchiprouteroptimizedforprototypingonfieldprogrammablegatearray AT muhammadnadzirmarsonosupervisor642192 anenhancedlowlatencynetworkonchiprouteroptimizedforprototypingonfieldprogrammablegatearray AT choichaiyeesupervisor654614 anenhancedlowlatencynetworkonchiprouteroptimizedforprototypingonfieldprogrammablegatearray AT fakultikejuruteraanelektrik540663 anenhancedlowlatencynetworkonchiprouteroptimizedforprototypingonfieldprogrammablegatearray AT alirezamonemi1983author511782 enhancedlowlatencynetworkonchiprouteroptimizedforprototypingonfieldprogrammablegatearray AT muhammadnadzirmarsonosupervisor642192 enhancedlowlatencynetworkonchiprouteroptimizedforprototypingonfieldprogrammablegatearray AT choichaiyeesupervisor654614 enhancedlowlatencynetworkonchiprouteroptimizedforprototypingonfieldprogrammablegatearray AT fakultikejuruteraanelektrik540663 enhancedlowlatencynetworkonchiprouteroptimizedforprototypingonfieldprogrammablegatearray |