Automated tools to generate multiplier-less architecture for matrix multiplication /

Automated tools to generate multiplier-less architecture for matrix multiplication /

Show other versions (1)

Thesis (Sarjana Kejuruteraan (Elektrik - Komputer dan Sistem Mikroelektronik)) - Universiti Teknologi Malaysia, 2017

Bibliographic Details
Main Authors:	Ho, Kang Ken, 1992-, author 607309, Ab. Al-Hadi Ab. Rahman, supervisor 255270, Fakulti Kejuruteraan Elektrik 540663
Format:	text
Language:	eng
Published:	Johor Bahru, Johor : Universiti Teknologi Malaysia, 2017

Similar Items

Automated tools to generate multiplier-less architecture for matrix multiplication /
by: Ho, Kang Ken, 1992-, author 607309
Published: (2017)

Integrated circuit design of a multiplier-accumulator for convolutional neural network based on carry-save adder architecture /
by: Lee, Mei Xiang, 1994-, author 612472, et al.
Published: (2021)

Automation scripts for generic synthesis and co-simulation for xronos generated hdls /
by: Khalil Asyrani Sulaiman, 1991-, author 640221, et al.
Published: (2016)

Hardware design of the inverse discrete cosine transform for high efficiency video coding /
by: Ng, Yan Duan, 1992-, author 607228, et al.
Published: (2017)

Hardware design of the inverse discrete cosine transform for high efficiency video coding /
by: Ng, Yan Duan, 1992-, author 607228, et al.
Published: (2017)

VLSI floorplanning of actor-based systems using genetic alghorithm /
by: Ng, Mun Yee, 1992-, author 614785, et al.
Published: (2018)

High level dataflow network partitioning using stochastic algorithms /
by: Woo, Yit Weng, 1992-, author 614623, et al.
Published: (2018)

Register-transfer level design of sum of absolute transformed difference for high efficiency video coding /
by: Heh, Whit Ney, 1992-, author 614649, et al.
Published: (2018)

Hardware implementation of high efficiency video coding H.265 transform with split architecture /
by: Ainy Haziyah Awab, 1993-, author 610334, et al.
Published: (2021)

Implementing extreme upsampling filters with a multiply-less architecture
by: Hillger, Jason J., et al.
Published: (2010)

Pipeline synthesis and optimization of dataflow graph using simulated annealing /
by: Nurul Haizum Ariffin, 1991-, author 607225, et al.
Published: (2017)

Pipeline synthesis and optimization of dataflow graph using simulated annealing /
by: Nurul Haizum Ariffin, 1991-, author 607225, et al.
Published: (2017)

Register transfer level design of transpose memory for the two-dimension inverse discrete cosine transform for high efficiency video coding /
by: Goh, Dih Jiann, 1993- , author 614604, et al.
Published: (2018)

Dataflow actor network Bi-partitioning algorithm for hardware implementation /
by: Mohd. Faiz Mohd. Asri, 1988-, author 607238, et al.
Published: (2017)

Randomized sampling and multiplier-less filtering
by: Dey, Sourav Raj, 1980-
Published: (2008)

Spectral domain convolutional neural network optimized for computational workload and memory access cost /
by: Shahriyar Masud Rizvi, 1975-, author 649043, et al.
Published: (2023)

On multipliers of matrix domains
by: Gholamreza Talebi
Published: (2018-10-01)

Hybrid lightweight trust model for reliable grouping-based communications in vehicular ad-hoc networks /
by: Muhammad Haleem Junejo, 1982-, author 653641, et al.
Published: (2024)

Very large scale integration design andsynthesis of adaptive equalizer [electronic resource] /
by: 255270 Ab. Al-Hadi Ab. Rahman, et al.
Published: (2007)

Very large scale integration design andsynthesis of adaptive equalizer /
by: 255270 Ab. Al-Hadi Ab. Rahman, et al.
Published: (2007)

Schur multiplier operator and matrix inequalities
by: Alemeh Sheikhhosseini
Published: (2023-11-01)

ASIC Implementation of Bit Matrix Multiplier
by: Reddy K. Swetha, et al.
Published: (2023-01-01)

Automated clothes folding machine with Dot-Matrix LED Display /
by: Chin, Yuen Ho, 1987, et al.
Published: (2011)

Signal modulation using embedded linux on xilinx zynq programmable soc /
by: Firdaus Fadzil, 1992-, author, et al.
Published: (2015)

Signal modulation using embedded linux on xilinx zynq programmable soc [electronic resource]/
by: Firdaus Fadzil, 1992-, author, et al.
Published: (2015)

Design of Multiplier-less FIR filters with Simultaneously Variable Bandwidth and Fractional Delay
by: Aravind Illa, et al.
Published: (2016-09-01)

Test pattern generation for combinational multiplier interconnects /
by: 266340 Nurul Huda Tendot Zakaria, et al.
Published: (2008)

An Improved Alternating Direction Method of Multipliers for Matrix Completion
by: Yan Xihong, et al.
Published: (2024-02-01)

Low Voltage Time-Based Matrix Multiplier-and-Accumulator for Neural Computing System
by: Sungjin Hong, et al.
Published: (2020-12-01)

Investigation of Copper-Less Gas Electron Multiplier Detectors Responses to Soft X-rays
by: Bartosz Mindur, et al.
Published: (2020-05-01)

A Multiplier-less Implementation of Two-Dimensional Circular-Support Wavelet Transform on FPGA
by: Jassim M. Abdul-Jabba, et al.
Published: (2015-06-01)

Low Complexity Multiplier-less Modified FRM Filter Bank using MPGBP Algorithm
by: A.K. Parvathi, et al.
Published: (2022-12-01)

Gas electron multipliers and a scanner for automated quality control
by: Tamm, Brian Paul
Published: (2006)

An Integrated Photorefractive Analog Matrix-Vector Multiplier for Machine Learning
by: Elger A. Vlieg, et al.
Published: (2022-04-01)

Linear and Quadratic Interpolators Using Truncated-Matrix Multipliers and Squarers
by: E. George Walters III
Published: (2015-11-01)

Variational iteration method with matrix Lagrange multiplier for nonlinear oscillators
by: Zhao-Ling Tao, et al.
Published: (2019-12-01)

Efficient design of multiplier-less digital channelizers using recombination non-uniform filter banks
by: Shaeen Kalathil, et al.
Published: (2018-01-01)

Task migration optimization for improved dark silicon many-core systems performance under thermal constraint /
by: Mohammed Sultan Ahmed Mohammed, 1980-, author 644788, et al.
Published: (2022)

Internet of thing (IoT) : room automation /
by: Ho, Chun Yeen, 1992- , author, et al.
Published: (2016)

Modulo adders, multipliers and shared-moduli architectures for moduli of type
by: Shibu, Menon
Published: (2008)